FPGAGroup / gowinnes
GoWin FPGA implement nes/fc
☆13Updated last year
Related projects ⓘ
Alternatives and complementary repositories for gowinnes
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆22Updated last year
- turbo 8051☆28Updated 7 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 3 years ago
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆61Updated last year
- OpenFPGA ICE40UP5K☆31Updated 4 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆23Updated last month
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆40Updated 7 months ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- ☆25Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆29Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆37Updated 4 months ago
- 蚂蚁S9矿板移植pynq2.5☆21Updated 4 years ago
- fpga jtag hardware☆21Updated last year
- SPI-Flash XIP Interface (Verilog)☆35Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- GoAI 2.0 Public Repository☆20Updated 2 years ago
- 8051 core☆98Updated 10 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆12Updated 9 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 3 years ago
- fpga based nes box☆20Updated 3 years ago
- hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe☆12Updated 2 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆45Updated 2 months ago
- SEA-S7_gesture recognition☆14Updated 4 years ago
- 软件无线电,使用FPGA进行正交解调。☆18Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆29Updated 5 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆19Updated last year
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆12Updated last year
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago