FPGAGroup / gowinnes
GoWin FPGA implement nes/fc
☆14Updated last year
Alternatives and similar repositories for gowinnes:
Users that are interested in gowinnes are comparing it to the libraries listed below
- OpenFPGA ICE40UP5K☆32Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- This is xc7z020clg400 FPGA hardware core board design☆49Updated last year
- turbo 8051☆29Updated 7 years ago
- fpga jtag hardware☆21Updated 2 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- 8051 core☆103Updated 10 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆20Updated last year
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆64Updated 2 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 8 months ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- 无刷电机驱动 FOC for BLDC motor, code and pcb project☆12Updated last year
- Simple mono FM Radio.☆47Updated 8 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆106Updated 3 years ago
- KiCad PCB project of Logic Analyzer☆39Updated 4 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆26Updated 8 years ago
- Delta Sigma DAC FPGA☆37Updated 2 months ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆24Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated last month
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- 【例程】国产高云FPGA 开发板及其工程☆26Updated 6 months ago
- ☆25Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 11 months ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago