FPGAGroup / gowinnes
GoWin FPGA implement nes/fc
☆14Updated last year
Alternatives and similar repositories for gowinnes:
Users that are interested in gowinnes are comparing it to the libraries listed below
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- OpenFPGA ICE40UP5K☆31Updated 4 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- turbo 8051☆28Updated 7 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆46Updated 4 months ago
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆62Updated last year
- fpga jtag hardware☆21Updated last year
- 无刷电机驱动 FOC for BLDC motor, code and pcb project☆12Updated 11 months ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- 8051 core☆101Updated 10 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆12Updated last year
- ☆35Updated 4 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆20Updated last year
- SEA-S7_gesture recognition☆15Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆42Updated 6 months ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆94Updated 3 years ago
- ☆25Updated 4 years ago
- ☆25Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 3 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆19Updated 2 weeks ago
- AGM bitstream utilities and decoded files from Supra☆41Updated 9 months ago
- CH347 Xilinx Virtual Cable☆13Updated 7 months ago
- Delta Sigma DAC FPGA☆35Updated 11 months ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 8 months ago
- 4-Layer XC7Z010 DDR3 Layout☆15Updated 3 years ago