FPGAGroup / gowinnesLinks
GoWin FPGA implement nes/fc
☆15Updated last year
Alternatives and similar repositories for gowinnes
Users that are interested in gowinnes are comparing it to the libraries listed below
Sorting:
- 8051 core☆106Updated 11 years ago
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆51Updated last year
- turbo 8051☆29Updated 8 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- GoAI 2.0 Public Repository☆25Updated 3 years ago
- ☆40Updated 5 years ago
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆67Updated 2 months ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆43Updated 3 weeks ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆13Updated last year
- 4-Layer XC7Z010 DDR3 Layout☆18Updated 3 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- This is xc7z020clg400 FPGA hardware core board design☆59Updated last year
- fpga jtag hardware☆22Updated 2 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆115Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- KiCad PCB project of Logic Analyzer☆43Updated 4 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- AGRV2K裸奔测试工程☆25Updated last year
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆28Updated 9 years ago
- SEA-S7_gesture recognition☆16Updated 5 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆32Updated 4 years ago
- This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals☆27Updated last year