Run interactive Linux on Nexys Video FPGA with Chipyard Rocket Core
☆25Apr 7, 2026Updated 6 months ago
Alternatives and similar repositories for chipyard-linux-nexys
Users that are interested in chipyard-linux-nexys are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rocket Chip Generator☆13Jul 31, 2021Updated 5 years ago
- Superscalar dual-issue RISC-V processor☆19Aug 4, 2026Updated 2 months ago
- ☆23Sep 18, 2026Updated last month
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Mihomo TUI Dashboard☆11Jan 24, 2026Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- 疾病预测分析系统旨在利用现代数据分析技术和机器学习算法，帮助医疗机构和研究人员对疾病的发生和发展进行预测和分析，从而提高疾病防控和治疗的效率。该系统主要包括数据收集与处理、模型训练与评估、以及预测结果展示等模块。☆19Jun 4, 2024Updated 2 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- RISC-V HS-mode hypervisor extension tests☆11Nov 15, 2022Updated 3 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- The artifact for NDSS '25 paper "ASGARD: Protecting On-Device Deep Neural Networks with Virtualization-Based Trusted Execution Environmen…☆15Oct 16, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog PreProcessor.☆12Nov 9, 2015Updated 10 years ago
- VNEC: A Vectorized Non-Empty Column Format for SpMV on cross-platform multicore CPUs☆10Feb 6, 2024Updated 2 years ago
- ☆44Oct 7, 2023Updated 3 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆13Jun 2, 2021Updated 5 years ago
- Repo for uploading slides and other materials of RISC-V Summit China 2024☆12Oct 12, 2024Updated 2 years ago
- icml24☆14Feb 24, 2025Updated last year
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- Learning problem-solving, logic/set, math, physics, economics through functional programming using Haskell☆19Oct 16, 2015Updated 11 years ago
- Hypervisor written in Rust for the RISC-V 1.0 hypervisor extension☆16Oct 21, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- cheriot-kudu is a 32-bit dual-issue RISC-V MCU core with CHERIoT support☆19Updated this week
- ☆18Sep 17, 2026Updated last month
- ☆14Jun 9, 2026Updated 4 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 2, 2026Updated 3 weeks ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated 2 weeks ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- A repository that helps to convert the YOLOv8 detection model to OpenVINO format via onnx and make it more optimized with int8 quantizati…☆12Mar 12, 2023Updated 3 years ago
- Compose版蓝牙助手，支持经典蓝牙和低功耗蓝牙，适配最新Android系统版本， 功能强大，页面简洁易操作☆13Jun 25, 2024Updated 2 years ago
- 🍓 A toy object-oriented programming language written by rust☆17Apr 10, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆17Jan 5, 2024Updated 2 years ago
- FPGA board with integrated 802.3u PHY for Ethernet "soft" MAC experimentation☆15Dec 20, 2022Updated 3 years ago
- Official implementation of "Shadow in the Cache: Unveiling and Mitigating Privacy Risks of KV-cache in LLM Inference" (NDSS 2026)☆22Feb 28, 2026Updated 7 months ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- ☆12Feb 7, 2023Updated 3 years ago
- An end-to-end compiler stack that lowers PyTorch models to a custom RISC-V instruction set, running on a heterogeneous **ARM (host) + Pic…☆28Updated this week
- Nuclei AI Library Optimized For RISC-V Vector☆16Oct 15, 2025Updated last year