ankitshah009 / High-Radix-Adaptive-CORDICLinks
High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC
☆13Updated 8 years ago
Alternatives and similar repositories for High-Radix-Adaptive-CORDIC
Users that are interested in High-Radix-Adaptive-CORDIC are comparing it to the libraries listed below
Sorting:
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆17Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- configurable cordic core in verilog☆51Updated 10 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- ☆36Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB2.0 Verilog☆17Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- FIR filter implementation☆27Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆65Updated 9 years ago
- All digital PLL☆28Updated 7 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- ☆20Updated 2 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago