ankitshah009 / High-Radix-Adaptive-CORDICLinks
High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC
☆14Updated 9 years ago
Alternatives and similar repositories for High-Radix-Adaptive-CORDIC
Users that are interested in High-Radix-Adaptive-CORDIC are comparing it to the libraries listed below
Sorting:
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆17Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- ☆11Updated 7 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- FIR filter implementation☆27Updated 5 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆200Updated last year
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- ☆53Updated this week
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆35Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- All digital PLL☆28Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated 11 months ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Verilog based BCH encoder/decoder☆123Updated 2 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆86Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- AXI DMA 32 / 64 bits☆117Updated 11 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆237Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆64Updated last year
- Cortex M0 based SoC☆74Updated 3 years ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆104Updated 10 months ago