ankitshah009 / High-Radix-Adaptive-CORDICLinks
High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC
☆14Updated 9 years ago
Alternatives and similar repositories for High-Radix-Adaptive-CORDIC
Users that are interested in High-Radix-Adaptive-CORDIC are comparing it to the libraries listed below
Sorting:
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆18Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆32Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 6 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago
- ☆11Updated 7 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- LMS sound filtering by Verilog☆44Updated 5 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- FIR filter implementation☆29Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆69Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- ☆77Updated 2 months ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆97Updated last year
- Pipeline FFT Implementation in Verilog HDL☆141Updated 6 years ago
- USB2.0 Verilog☆19Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆94Updated 6 years ago
- All digital PLL☆28Updated 7 years ago
- AXI协议规范中文翻译版☆165Updated 3 years ago
- ☆38Updated 10 years ago
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- AXI总线连接器☆105Updated 5 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Verilog module for calculation of FFT.☆186Updated 13 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆77Updated last year