ankitshah009 / High-Radix-Adaptive-CORDICLinks
High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC
☆14Updated 9 years ago
Alternatives and similar repositories for High-Radix-Adaptive-CORDIC
Users that are interested in High-Radix-Adaptive-CORDIC are comparing it to the libraries listed below
Sorting:
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆17Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- configurable cordic core in verilog☆52Updated 11 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Delta-Sigma modulator (DSM) for fractional phase locked loop.☆30Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- ☆11Updated 7 years ago
- FIR filter implementation☆27Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- Pipeline FFT Implementation in Verilog HDL☆132Updated 6 years ago
- All digital PLL☆28Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- ☆37Updated 10 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆208Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆37Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- Verilog based BCH encoder/decoder☆124Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- AXI总线连接器☆104Updated 5 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Verilog module for calculation of FFT.☆183Updated 13 years ago
- An implementation of the CORDIC algorithm in Verilog.☆100Updated 6 years ago