Spiking neural network hardware for 7-Series FPGAs
☆31Aug 31, 2025Updated 10 months ago
Alternatives and similar repositories for snn-fpga
Users that are interested in snn-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Initial toolchain for FeNN FPGA SNN accelerator☆16Updated this week
- Spiker is a Python-based framework for designing and generating efficient FPGA hardware accelerators for spiking neural networks, coverin…☆55May 28, 2026Updated last month
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 5 months ago
- Here is the official code for ICASSP 2024 "Optimal ANN-SNN Conversion with Group Neurons".☆14Mar 1, 2024Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Tiny RISC-V-Controlled SNN Processor for Real-Time Sensor Data Analysis on Low-Power FPGAs☆23Feb 24, 2026Updated 4 months ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆71Feb 18, 2024Updated 2 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆133Jun 20, 2026Updated last month
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆22Oct 17, 2022Updated 3 years ago
- Implementation of CarSNN: An Efficient Spiking Neural Network for Event-Based Autonomous Cars on the Loihi Neuromorphi☆15Aug 4, 2021Updated 4 years ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆26Dec 29, 2023Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆77Mar 3, 2024Updated 2 years ago
- "Not too complicated" training code for CIFAR-10 by PyTorch Lightning☆12Jun 5, 2022Updated 4 years ago
- ☆13Oct 18, 2023Updated 2 years ago
- Hardware go brrr bounded context suffix array construction algorithm☆19Nov 1, 2023Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Feb 9, 2020Updated 6 years ago
- This repository provides some simple Matlab Codes of space-time-adaptive-processing for wideband interference mitigation.☆25Nov 19, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- new-Transweather code with proper functioning☆15Jan 23, 2024Updated 2 years ago
- ☆15Mar 9, 2024Updated 2 years ago
- WeightNet: Revisiting the Design Space of Weight Networks☆19Feb 20, 2021Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 6 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated last year
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆38Sep 2, 2024Updated last year
- Implementation of "Structured Multi-Hashing for Model Compression" (CVPR 2020)☆12Feb 18, 2021Updated 5 years ago
- Hardware and software implementation of Sparsely-active SNNs☆24Mar 6, 2026Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 6 years ago
- Spiking neural networks in JAX with equinox.☆30Aug 29, 2024Updated last year
- 1-PPS support for gnss-sdr☆38May 9, 2025Updated last year
- Knowledge Graph of FPGA☆14Aug 21, 2021Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆40Jun 14, 2019Updated 7 years ago
- ☆21Mar 7, 2024Updated 2 years ago
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago