im-afan / snn-fpgaLinks
Spiking neural network inference engine for 7-Series FPGAs
☆24Updated 4 months ago
Alternatives and similar repositories for snn-fpga
Users that are interested in snn-fpga are comparing it to the libraries listed below
Sorting:
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Updated 6 months ago
- Fully opensource spiking neural network accelerator☆163Updated 2 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆23Updated 2 years ago
- ☆37Updated 11 months ago
- RISC-V-based many-core neuromorphic architecture☆13Updated 5 months ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- Designs, infrastructure, and experiments around Race Logic☆25Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 10 years ago
- ☆30Updated 3 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆30Updated last week
- A networked FPGA key-value store written in Clash☆29Updated last year
- Universal Memory Interface (UMI)☆156Updated 2 weeks ago
- ☆18Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Quite OK image compression Verilog implementation☆23Updated last year
- Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects☆24Updated last month
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆63Updated last year
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆172Updated last year
- ☆90Updated 2 weeks ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- a mini 2x2 systolic array and PE demo☆66Updated 2 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆93Updated last year
- ☆38Updated 6 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆68Updated 11 months ago
- Manythread RISC-V overlay for FPGA clusters☆39Updated 3 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Updated 3 years ago
- ☆16Updated 6 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago