Spiking neural network hardware for 7-Series FPGAs
☆31Aug 31, 2025Updated 11 months ago
Alternatives and similar repositories for snn-fpga
Users that are interested in snn-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Initial toolchain for FeNN FPGA SNN accelerator☆16Updated this week
- Spiker is a Python-based framework for designing and generating efficient FPGA hardware accelerators for spiking neural networks, coverin…☆55Jul 20, 2026Updated 3 weeks ago
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 5 months ago
- Here is the official code for ICASSP 2024 "Optimal ANN-SNN Conversion with Group Neurons".☆14Mar 1, 2024Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆71Feb 18, 2024Updated 2 years ago
- Energy-efficient Event-driven Spiking Neural Network accelerator for FPGA with PyTorch integration☆134Jun 20, 2026Updated last month
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆15Jun 1, 2025Updated last year
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆22Oct 17, 2022Updated 3 years ago
- Implementation of CarSNN: An Efficient Spiking Neural Network for Event-Based Autonomous Cars on the Loihi Neuromorphi☆15Aug 4, 2021Updated 5 years ago
- Production-ready, constant-time cryptographic keystream generators in pure Verilog. Fully hardened for ASIC/FPGA deployment, formally ver…☆53Jul 18, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- nextpnr portable FPGA place and route tool☆11Nov 30, 2020Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 8 months ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 6 years ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆26Dec 29, 2023Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆78Mar 3, 2024Updated 2 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆26Feb 16, 2024Updated 2 years ago
- Offical Implementation of "CLIF: Complementary Leaky Integrate-and-Fire Neuron for Spiking Neural Networks" (ICML 2024 spotlight)☆27Sep 17, 2025Updated 10 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆34Aug 22, 2024Updated last year
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆38Sep 2, 2024Updated last year
- Implementation of "Structured Multi-Hashing for Model Compression" (CVPR 2020)☆12Feb 18, 2021Updated 5 years ago
- Hardware and software implementation of Sparsely-active SNNs☆25Mar 6, 2026Updated 5 months ago
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 6 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆15Jun 25, 2026Updated last month
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆13Jul 9, 2020Updated 6 years ago
- Example project that shows how to flash your ESP32-C6 board with ESPHome using the Arduino framework.☆15May 12, 2025Updated last year
- Ternary Spike: Learning Ternary Spikes for Spiking Neural Networks☆29Dec 14, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆40Jun 14, 2019Updated 7 years ago
- ☆17Jun 5, 2026Updated 2 months ago
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆46Apr 17, 2026Updated 3 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆42Jun 29, 2020Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆68Jul 31, 2024Updated 2 years ago
- Wearable Ultra Low-Power Ultrasound probe☆17Feb 9, 2026Updated 6 months ago