Alternatives and similar repositories for snn-fpga

Users that are interested in snn-fpga are comparing it to the libraries listed below

• SFU-HiAccel / pasta
  [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs
  ☆12Updated 6 months ago
• sfmth / OpenSpike
  Fully opensource spiking neural network accelerator
  ☆163Updated 2 years ago
• imshaaz21 / Spiking-Neural-Network-on-FPGA
  CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL
  ☆23Updated 2 years ago
• smilies-polito / Spiker
  ☆37Updated 11 months ago
• CRAFT-THU / ActiveN
  RISC-V-based many-core neuromorphic architecture
  ☆13Updated 5 months ago
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆36Updated 4 years ago
• UCSBarchlab / RaceLogic
  Designs, infrastructure, and experiments around Race Logic
  ☆25Updated 5 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 10 years ago
• jeshraghian / snn-accelerator
  ☆30Updated 3 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆30Updated last week
• adamwalker / fpga-kvs
  A networked FPGA key-value store written in Clash
  ☆29Updated last year
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆156Updated 2 weeks ago
• kingoflolz / mic_host
  ☆18Updated 2 years ago
• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆40Updated 3 years ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆23Updated last year
• TinyTapeout / ttihp-verilog-template
  Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects
  ☆24Updated last month
• BrosnanYuen / tt07-Neuromorphic-ASIC-with-96-Neurons
  Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7
  ☆11Updated last year
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆63Updated last year
• rejunity / tiny-asic-1_58bit-matrix-mul
  Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit
  ☆172Updated last year
• pulp-platform / redmule
  ☆90Updated 2 weeks ago
• SymbioticEDA / MARLANN
  Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks
  ☆91Updated 6 years ago
• Alanma23 / tinytinyTPU
  a mini 2x2 systolic array and PE demo
  ☆66Updated 2 weeks ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆93Updated last year
• erinadreno / list_of_Xilinx_FPGAs
  ☆38Updated 6 months ago
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆68Updated 11 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆39Updated 3 months ago
• qleenju / PDPU
  PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications
  ☆43Updated 2 years ago
• cchan / fp8_mul
  A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
  ☆14Updated 3 years ago
• skurella / hdlib
  ☆16Updated 6 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆35Updated 5 years ago