lowRISC / ariane-ethernetLinks
open-source Ethenet media access controller for Ariane on Genesys-2
☆19Updated 6 years ago
Alternatives and similar repositories for ariane-ethernet
Users that are interested in ariane-ethernet are comparing it to the libraries listed below
Sorting:
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 5 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆15Updated 2 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆71Updated 2 weeks ago
- An open source, parameterized SystemVerilog digital hardware IP library☆27Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆71Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last week
- A compact, configurable RISC-V core☆11Updated 3 months ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆37Updated last year
- UART models for cocotb☆29Updated 2 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Static Timing Analysis Full Course☆56Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- General Purpose AXI Direct Memory Access☆51Updated last year
- A simple DDR3 memory controller☆55Updated 2 years ago
- Platform Level Interrupt Controller☆41Updated last year