lowRISC / ariane-ethernetLinks
open-source Ethenet media access controller for Ariane on Genesys-2
☆18Updated 5 years ago
Alternatives and similar repositories for ariane-ethernet
Users that are interested in ariane-ethernet are comparing it to the libraries listed below
Sorting:
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆43Updated 4 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆61Updated 4 years ago
- ☆25Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆68Updated 8 months ago
- RISC-V RV32IMAFC Core for MCU☆37Updated 4 months ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆57Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- ☆41Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago