๐ This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)
โ16Dec 8, 2025Updated 2 months ago
Alternatives and similar repositories for SublimeLinter-contrib-verilator
Users that are interested in SublimeLinter-contrib-verilator are comparing it to the libraries listed below
Sorting:
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).โ13Apr 16, 2024Updated last year
- ๐ง Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codesโฆโ45Jan 22, 2026Updated last month
- โ18Sep 2, 2020Updated 5 years ago
- SPI ELF bootloader for Xilinx Microblaze processorsโ27Oct 17, 2017Updated 8 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.โ28Sep 16, 2020Updated 5 years ago
- Pipelined FFT/IFFT 256 points processorโ10Jul 17, 2014Updated 11 years ago
- Unnoficial solutions (still under construction) to Nielsen and Chuang's "Quantum Computation and Quantum Information" - 10th anniversary โฆโ19Feb 11, 2026Updated 3 weeks ago
- HDLBits-Solutionsโ10May 27, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MACโ10Jul 17, 2014Updated 11 years ago
- Jewel: Resource-Efficient Joint Packet and Flow Level Inference in Programmable Switchesโ12Mar 18, 2024Updated last year
- โ12Feb 15, 2024Updated 2 years ago
- pano date resolver stuffโ18Dec 3, 2025Updated 3 months ago
- โ10Oct 18, 2024Updated last year
- Lock circuitgraphs using various logic locking techniquesโ11May 2, 2023Updated 2 years ago
- Utility for making crosschain transactions on the Wanchain networkโ13Mar 18, 2019Updated 6 years ago
- Prangster tool from the Black Hat USA 2013 presentation "Black-Box Assessment of Pseudorandom Algorithms" by Derek Soeder, Christopher Abโฆโ11Jul 9, 2014Updated 11 years ago
- โ13Aug 7, 2025Updated 6 months ago
- Porting SMBUS/PMBUS Stack Middleware for STM32F407 MCUโ11Jul 5, 2018Updated 7 years ago
- โ13Mar 6, 2010Updated 16 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemCโ39Aug 26, 2016Updated 9 years ago
- Ecash wallet implementation in javacardโ12Aug 29, 2025Updated 6 months ago
- https://shinobichronicles.comโ12Jan 31, 2026Updated last month
- All about Holochain (https://holochain.org/) and the starting journey in the distributed web landscape ...โ10Oct 20, 2022Updated 3 years ago
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.โ18Feb 24, 2026Updated last week
- Command line interface client to RFQuack donglesโ10Sep 23, 2022Updated 3 years ago
- Linux kernel source treeโ10Aug 7, 2024Updated last year
- CRC Tool Kitโ18Oct 5, 2012Updated 13 years ago
- Mobile Cashu Mint, Rust + Kotlinโ14Nov 14, 2025Updated 3 months ago
- A Cross-platform serial debug tool.โ10Jan 8, 2023Updated 3 years ago
- The world's easiest TRNG to get rightโ13Sep 10, 2018Updated 7 years ago
- Collection of projects for adding GNURadio to a REDHAWK Domain as a Component, thus enabling easy installation of flowgraphs into REDHAWKโฆโ14Jul 15, 2019Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPUโ13Dec 17, 2015Updated 10 years ago
- NavSec is the most comprehensive passive web vulnerability and privacy scanner. It performs real-time security analysis directly in your โฆโ23Sep 13, 2025Updated 5 months ago
- Hardware Division Unitsโ10Jul 17, 2014Updated 11 years ago
- Python3 implementation of NKN SDKโ11Jul 13, 2020Updated 5 years ago
- ZPU - the worlds smallest 32 bit CPU with GCC toolchainโ16Jul 17, 2014Updated 11 years ago
- Sublime Text ้ๅฎๆนไธญๆ่ฏญ่จๅโ10Dec 15, 2025Updated 2 months ago
- 32-bit RISC-V microcontrollerโ12Sep 11, 2021Updated 4 years ago
- Adds Switch's UI sounds to your keyboard presses.โ11Jun 23, 2022Updated 3 years ago