👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)
☆17May 14, 2026Updated 5 months ago
Alternatives and similar repositories for SublimeLinter-contrib-verilator
Users that are interested in SublimeLinter-contrib-verilator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- SystemVerilog plugin for Sublime Text☆52Sep 29, 2026Updated 3 weeks ago
- ☆16Aug 11, 2026Updated 2 months ago
- SPI ELF bootloader for Xilinx Microblaze processors☆27Oct 17, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Autocorrelation and cross-correlation signal☆12Oct 19, 2020Updated 6 years ago
- A helper document about the Alloy specification language☆10Dec 3, 2018Updated 7 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 16, 2026Updated last week
- Source code form the Parallella Chronicles Blog☆15Jul 25, 2015Updated 11 years ago
- CI Docker Images☆19Jan 1, 2021Updated 5 years ago
- a subclass of numpy.ndarray that does fixed-point arithmetic☆14Dec 10, 2025Updated 10 months ago
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Jan 23, 2026Updated 9 months ago
- In this paper, a series of Ring Oscillators has been wired in different ways to form Ring Oscillator PUFs to find out the RO PUF which ha…☆12Jul 4, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆41Aug 26, 2016Updated 10 years ago
- The Bluetooth freertos Library is an embedded BLE Host stack that provides APIs to interact with Cypress BT chips. It also contains imple…☆11Apr 22, 2022Updated 4 years ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated last year
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated 2 weeks ago
- SystemVerilog Example Files☆11Jan 15, 2013Updated 13 years ago
- Python Digital signal processing (DSP) modules☆20Nov 6, 2020Updated 5 years ago
- Blockdiagramm is a graphical block design tool for IC design☆10Apr 22, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- animate an SVG with a VCD file☆13Aug 3, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Backport of PEP 562☆14May 21, 2021Updated 5 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago
- ☆12Oct 18, 2024Updated 2 years ago
- FPGArduino binary☆14Aug 5, 2019Updated 7 years ago
- Gitignore plugin for Sublime Text 2 and 3☆12Aug 6, 2020Updated 6 years ago
- A guide on how to fly ROS2-based multi-rotors manually and autonomously in Gazebo with PX4 in the loop☆14Mar 20, 2023Updated 3 years ago
- random tools for dealing with bitbucket.org repos☆12Jan 8, 2022Updated 4 years ago
- ☆12Dec 11, 2025Updated 10 months ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Bidirectional typesetting in plain TeX and LaTeX, using XeTeX☆11May 19, 2020Updated 6 years ago
- RV32I Open Source GPU☆15Feb 9, 2021Updated 5 years ago
- NASTI slave compliant DDRx memory controller.☆11Aug 5, 2016Updated 10 years ago
- BTSDK (headers, libraries, chip and BSP files, peer/host applications, build tools and utils).☆12Oct 14, 2020Updated 6 years ago
- ☆13Nov 28, 2025Updated 11 months ago
- 野火WiFi模块AP6181-F429-V1配套代码☆10Jun 5, 2020Updated 6 years ago
- This is a cool UWP DeveloperTool that includes Brushes, Styles, Controls, ColorPicker, open source projects made with Win2d☆15Jun 23, 2021Updated 5 years ago