texane / vpcie
implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
☆102Updated 6 years ago
Alternatives and similar repositories for vpcie:
Users that are interested in vpcie are comparing it to the libraries listed below
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆89Updated 2 weeks ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆69Updated 5 years ago
- Virtio implementation in SystemVerilog☆47Updated 6 years ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 5 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆33Updated last year
- Connectal is a framework for software-driven hardware development.☆163Updated last year
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆73Updated 2 years ago
- The OpenRISC 1000 architectural simulator☆72Updated 4 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆61Updated 7 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆43Updated 3 years ago
- Verilog PCI express components☆20Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 2 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- FuseSoC standard core library☆124Updated 3 weeks ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆72Updated 2 years ago
- Simple, zero-copy DMA to/from userspace.☆78Updated last year
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆54Updated last month
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- ☆76Updated 10 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆92Updated 3 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆113Updated last month
- Small footprint and configurable SATA core☆133Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆94Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 2 weeks ago
- Extensible FPGA control platform☆55Updated last year
- Ethernet switch implementation written in Verilog☆43Updated last year
- ☆64Updated 6 months ago