implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
☆108Jun 23, 2018Updated 7 years ago
Alternatives and similar repositories for vpcie
Users that are interested in vpcie are comparing it to the libraries listed below
Sorting:
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With sta…☆58Feb 24, 2026Updated last week
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Creating a custom PCI device in QEMU and a module for it in the Linux kernel.☆96Jun 1, 2014Updated 11 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆139Updated this week
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- ☆16Jul 10, 2025Updated 7 months ago
- example PCI virtual device on QEMU☆25Apr 1, 2015Updated 10 years ago
- ☆16Sep 9, 2024Updated last year
- Small footprint and configurable PCIe core☆663Feb 12, 2026Updated 3 weeks ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- Modular Provable Security on Commodity System and Application Software Stacks☆13Jan 6, 2022Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- PCIe Device Emulation in QEMU☆89Mar 28, 2023Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Verilog PCI express components☆25Jun 26, 2023Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- PCIe analyzer experiments☆67May 21, 2020Updated 5 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 9 months ago
- Fibre Channel / FICON HBA implemented on FPGA☆40May 9, 2021Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- Linux kernel driver for memory mapped PCIe - FPGA communication.☆87Sep 30, 2014Updated 11 years ago
- This shows a simple ARM bare-metal software implementation for gem5☆19Sep 26, 2021Updated 4 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- Algorithm to hardware compilation tools (e.g. C to VHDL).☆43Nov 30, 2025Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Qbox☆84Feb 25, 2026Updated last week
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- EDA Tools: Xilinx ISE 14.7 Dockerfile☆20Jun 20, 2022Updated 3 years ago
- This is a higan/Verilator co-simulation example/framework☆51Apr 17, 2018Updated 7 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆45Nov 24, 2025Updated 3 months ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 3 weeks ago
- PCI device for qemu with mmio, pio, dma☆77Dec 1, 2016Updated 9 years ago