texane / vpcie
implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
☆102Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for vpcie
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual host model for verilog☆84Updated last month
- The OpenRISC 1000 architectural simulator☆72Updated 2 months ago
- An open standard Cache Coherent Fabric Interface repository☆65Updated 4 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆45Updated 3 years ago
- Virtio implementation in SystemVerilog☆46Updated 6 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆32Updated last year
- RISC-V Scratchpad☆59Updated 2 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆71Updated 2 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆41Updated 3 years ago
- FuseSoC standard core library☆115Updated last month
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- PCIe library for the Xilinx 7 series FPGAs in the Bluespec language☆72Updated 2 years ago
- This is a wiki and code sharing for ZYNQ☆71Updated 8 years ago
- An open source replacement of the Xilinx bootgen application.☆99Updated 8 months ago