NVlabs / Parsimony-CGO23Links
☆12Updated 2 years ago
Alternatives and similar repositories for Parsimony-CGO23
Users that are interested in Parsimony-CGO23 are comparing it to the libraries listed below
Sorting:
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- Updated C version of the Test Suite for Vectorising Compilers☆61Updated last year
- PolyBench/C benchmark suite (version 4.2.1 beta) from http://web.cse.ohio-state.edu/~pouchet/software/polybench/☆96Updated 9 years ago
- An out-of-tree MLIR dialect template.☆102Updated 9 months ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated last year
- A list of benchmark suites used in the research related to compilers, program performance, scientific computations etc.☆52Updated last year
- The Splash-3 benchmark suite☆44Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆91Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- tutorials about polyhedral compilation.☆45Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆25Updated last year
- NOELLE Offers Empowering LLVM Extensions☆76Updated 2 months ago
- ILA Model Database☆23Updated 4 years ago
- ☆30Updated 2 weeks ago
- RiVEC Bencmark Suite☆117Updated 7 months ago
- ☆100Updated last week
- ☆37Updated 3 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- ☆63Updated 6 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 6 months ago
- Unlimited Vector Extension with Data Streaming Support☆11Updated 7 months ago
- Collaborative Parallelization Framework (CPF)☆32Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆31Updated 3 years ago
- The Sniper Multi-Core Simulator☆134Updated 7 months ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆33Updated 3 years ago