Alternatives and similar repositories for riscv

Users that are interested in riscv are comparing it to the libraries listed below

• ultraembedded / exactstep
  Instruction set simulator for RISC-V, MIPS and ARM-v6m
  ☆102Updated 4 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆161Updated 3 years ago
• pretis / flexpret
  A time-predictable processor for mixed-criticality systems
  ☆60Updated last year
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆61Updated 4 years ago
• bluespec / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆177Updated 6 months ago
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆43Updated 8 years ago
• csail-csg / riscy-OOO
  RiscyOO: RISC-V Out-of-Order Processor
  ☆164Updated 5 years ago
• tvanas / r-vex
  A reconfigurable and extensible VLIW processor implemented in VHDL
  ☆35Updated 10 years ago
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆53Updated 6 years ago
• riscvarchive / riscv-CMOs
  ☆89Updated 2 months ago
• mortbopet / VSRTL
  Visual Simulation of Register Transfer Logic
  ☆105Updated 2 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆77Updated last week
• t-crest / patmos
  Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project
  ☆148Updated last week
• michaeljclark / riscv-probe
  Simple machine mode program to probe RISC-V control and status registers
  ☆126Updated 2 years ago
• leros-dev / leros
  A Tiny Processor Core
  ☆114Updated 3 months ago
• riscvarchive / riscv-code-size-reduction
  ☆147Updated last year
• masc-ucsc / esesc
  ESESC: A Fast Multicore Simulator
  ☆138Updated this week
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆55Updated 7 months ago
• srokicki / HybridDBT
  ☆33Updated 5 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• riscv / riscv-test-env
  ☆50Updated last month
• schoeberl / lipsi
  Lipsi: Probably the Smallest Processor in the World
  ☆88Updated last year
• tenstorrent / rv-core-dv-kit
  ☆25Updated 8 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆42Updated 7 years ago
• ucb-bar / berkeley-testfloat-3
  TestFloat release 3
  ☆68Updated 8 months ago
• illustris / FreeRTOS-RISCV
  A port of FreeRTOS for the RISC-V ISA
  ☆77Updated 6 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆235Updated 11 months ago