verilog_instance.vim: create instantiation of ports from port declaration
☆31Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 6 months ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- ☆133Nov 17, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog & Verilog Module I/O parser and printer☆26May 19, 2026Updated last week
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated 2 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Generate inteligent customisable markdown TOC with affordances for emojis and relative file paths.☆18May 28, 2025Updated 11 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- Improve startup time for Neovim☆12Dec 27, 2021Updated 4 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated last month
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- ☆20Nov 16, 2014Updated 11 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆21Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A tool for checking tool output inspired by LLVM's FileCheck☆13Aug 29, 2025Updated 8 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- ☆67Jul 25, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆18Jul 17, 2020Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆26May 27, 2024Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago