verilog_instance.vim: create instantiation of ports from port declaration
☆31Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆414Oct 13, 2024Updated last year
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- ☆133Nov 17, 2025Updated 4 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Comfortable examination of multiple parallel logfiles.☆12Nov 21, 2024Updated last year
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆36Mar 27, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog Logger☆19Apr 6, 2026Updated last week
- An improved tags experience in Vim/Neovim based on the concept of projects.☆15May 7, 2019Updated 6 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- Improve startup time for Neovim☆12Dec 27, 2021Updated 4 years ago
- Simple template-based UVM code generator☆30Jan 4, 2023Updated 3 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Verilog/SystemVerilog Extension for Zed☆23Feb 14, 2026Updated 2 months ago
- ☆20Nov 16, 2014Updated 11 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Repo for CHERIoT-SAFE development FPGA platform☆20Updated this week
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- A Python package for generating custom Magic The Gathering cards☆22Apr 5, 2025Updated last year
- A tool for checking tool output inspired by LLVM's FileCheck☆13Aug 29, 2025Updated 7 months ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Simple strutured VERILOG netlist to SPICE netlist translator☆25May 22, 2022Updated 3 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Allows i3 to move focus differently depending on the focused window☆14Dec 11, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆11Sep 2, 2016Updated 9 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- ☆65Jul 25, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆12May 20, 2021Updated 4 years ago
- A SystemVerilog Language Server☆195Nov 30, 2025Updated 4 months ago