antoinemadec / vim-verilog-instance
verilog_instance.vim: create instantiation of ports from port declaration
☆27Updated last year
Alternatives and similar repositories for vim-verilog-instance:
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆27Updated 11 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Updated 2 years ago
- SystemVerilog syntax highlight/indent support in vim☆50Updated 7 months ago
- SystemVerilog vim scripts☆65Updated 2 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Updated 5 years ago
- Simple template-based UVM code generator☆23Updated 2 years ago
- ☆106Updated 8 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- ☆60Updated 4 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆18Updated 11 months ago
- YAMM package repository☆26Updated last year
- UVM Generator☆44Updated 9 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆45Updated 4 years ago
- UVM interactive debug library☆32Updated 7 years ago
- UVM/systemverilog/verilog/python VIM IDE☆15Updated 11 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆88Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆33Updated 4 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆60Updated 3 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆32Updated 3 months ago
- Doxygen with verilog support☆37Updated 5 years ago
- UVM Book Examples - A Practical Guide to Adopting the Universal Verification Methodology (UVM) Second Edition☆29Updated 11 years ago
- UVM verification kits which uses YASA as simulation script☆13Updated 5 years ago
- uvm auto generator☆24Updated 6 years ago
- ☆45Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆73Updated 5 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- UVM VIP architecture generator☆19Updated 4 years ago
- Customized UVM Report Server☆37Updated 5 years ago
- Generate UVM register model from compiled SystemRDL input☆51Updated 5 months ago