verilog_instance.vim: create instantiation of ports from port declaration
☆32Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆423Aug 3, 2026Updated 2 weeks ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- ☆137Nov 17, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- A Tcl-Library for scripted HDL generation☆18Apr 30, 2024Updated 2 years ago
- Generate inteligent customisable markdown TOC with affordances for emojis and relative file paths.☆16May 28, 2025Updated last year
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- Repurposing existing HDL tools to help writing better code☆226Jun 21, 2026Updated last month
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Modern configuration for neovim.☆30Apr 27, 2026Updated 3 months ago
- ☆15Aug 10, 2023Updated 3 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- SystemVerilog grammar for tree-sitter☆123Nov 11, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- ☆32Feb 4, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38Jun 16, 2026Updated 2 months ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 5 years ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆152Jan 23, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- VimL object orient programming frame and tools☆10Dec 3, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- ☆11Apr 25, 2020Updated 6 years ago
- Getting dense reconstruction based on kinfu_large_scale and orbslam2.☆14Jun 27, 2017Updated 9 years ago
- ☆86Oct 25, 2014Updated 11 years ago