verilog_instance.vim: create instantiation of ports from port declaration
☆31Mar 13, 2023Updated 2 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- ☆131Nov 17, 2025Updated 3 months ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated last year
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- Generate inteligent customisable markdown TOC with affordances for emojis and relative file paths.☆18May 28, 2025Updated 9 months ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Generate UVM testbench framework template files with Python 3☆27Dec 23, 2019Updated 6 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- Simple template-based UVM code generator☆29Jan 4, 2023Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- ☆82Oct 25, 2014Updated 11 years ago
- A repository for FAQs regarding the 18240 class.☆10Jan 21, 2026Updated last month
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- UVM agents☆86May 26, 2017Updated 8 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- ☆20Nov 16, 2014Updated 11 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Un lugar para recopilar el hardware y software necesario para construir tu propio nodo Bitcoin. ₿☆11Jul 25, 2021Updated 4 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- 200W 铝基板加热台控制器，具备PID控制，PWM输出，卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Ice40 open source HDMI examples on BlackIce II☆11May 12, 2022Updated 3 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago