verilog_instance.vim: create instantiation of ports from port declaration
☆31Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- ☆133Nov 17, 2025Updated 5 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog & Verilog Module I/O parser and printer☆26Updated this week
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆31Jul 12, 2024Updated last year
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- A Tcl-Library for scripted HDL generation☆17Apr 30, 2024Updated 2 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Generate inteligent customisable markdown TOC with affordances for emojis and relative file paths.☆18May 28, 2025Updated 11 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 3 years ago
- An improved tags experience in Vim/Neovim based on the concept of projects.☆15May 7, 2019Updated 6 years ago
- Modern configuration for neovim.☆30Apr 27, 2026Updated last week
- Medium Access Control layer of 802.15.4☆12Nov 14, 2014Updated 11 years ago
- Improve startup time for Neovim☆12Dec 27, 2021Updated 4 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆20Nov 16, 2014Updated 11 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- Repo for CHERIoT-SAFE development FPGA platform☆21Apr 28, 2026Updated last week
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- A Python package for generating custom Magic The Gathering cards☆22Apr 5, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 3 years ago
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors☆12Sep 2, 2016Updated 9 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- ☆66Jul 25, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- A SystemVerilog Language Server☆198Nov 30, 2025Updated 5 months ago