Alternatives and similar repositories for vim-verilog-instance

Users that are interested in vim-verilog-instance are comparing it to the libraries listed below

• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆30Updated last year
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Updated 3 years ago
• WeiChungWu / vim-SystemVerilog
  SystemVerilog syntax highlight/indent support in vim
  ☆51Updated last year
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆67Updated 2 years ago
• imc-trading / svlangserver
  ☆120Updated last year
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆27Updated 2 years ago
• jimmysitu / vtags
  Verdi like, verilog code signal trace and show hierarchy script
  ☆19Updated 5 years ago
• taichi-ishitani / tue
  Useful UVM extensions
  ☆25Updated last year
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆405Updated 11 months ago
• amiq-consulting / yamm
  YAMM package repository
  ☆30Updated 2 years ago
• uvmdebug / uvm_debug
  UVM interactive debug library
  ☆35Updated 8 years ago
• isuckatdrifting / Gaia
  Generate UVM testbench framework template files with Python 3
  ☆26Updated 5 years ago
• zhajio1988 / YasaUvk
  UVM verification kits which uses YASA as simulation script
  ☆15Updated 5 years ago
• kaushalmodi / custom_uvm_report_server
  Customized UVM Report Server
  ☆41Updated 5 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• jiacaiyuan / uvm-generator
  UVM Auto Generate ; Verify Project Build; Verilog Instance
  ☆35Updated 5 years ago
• UdayaShankarS / TCL-Scripting
  Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference
  ☆31Updated 2 years ago
• hjking / uvm_gen
  UVM Generator
  ☆47Updated last year
• sach / System-Verilog-Packet-Library
  System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers
  ☆76Updated 6 years ago
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆59Updated 3 weeks ago
• adki / DPI_Tutorial
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆70Updated 4 years ago
• funningboy / smtdv
  make your verilog DUT test more smart
  ☆22Updated 9 years ago
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆50Updated 9 months ago
• holdenQWER / systemverilog_design_pattern
  The source code of blog
  ☆14Updated 3 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated this week
• seabeam / yuu_vip_gen
  UVM VIP architecture generator
  ☆20Updated 5 years ago
• jg-fossh / uvm-python-verification-lib
  UVM Python Verification Agents Library
  ☆15Updated 4 years ago
• zhajio1988 / my_vimrc
  Jude's vimrc for DV work(fine tuning for SV/UVM)
  ☆19Updated last year
• suoto / vim-hdl
  Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
  ☆60Updated 4 years ago