antoinemadec / vim-verilog-instance
verilog_instance.vim: create instantiation of ports from port declaration
☆27Updated 2 years ago
Alternatives and similar repositories for vim-verilog-instance:
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆29Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆25Updated 3 years ago
- SystemVerilog vim scripts☆65Updated 2 years ago
- SystemVerilog syntax highlight/indent support in vim☆50Updated 9 months ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Updated 5 years ago
- ☆109Updated 11 months ago
- Simple template-based UVM code generator☆26Updated 2 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 3 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆130Updated last year
- ☆63Updated 4 years ago
- ideas and eda software for vlsi design☆50Updated this week
- UVM interactive debug library☆32Updated 7 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆96Updated last year
- SystemVerilog grammar for tree-sitter☆99Updated 5 months ago
- UVM Generator☆45Updated 11 months ago
- Tools based upon slang for language server purpose☆12Updated last month
- Customized UVM Report Server☆40Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆103Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 3 months ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers