verilog_instance.vim: create instantiation of ports from port declaration
☆31Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 7 months ago
- ☆134Nov 17, 2025Updated 7 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26May 19, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated last year
- SystemVerilog vim scripts☆68Jan 25, 2023Updated 3 years ago
- A Tcl-Library for scripted HDL generation☆18Apr 30, 2024Updated 2 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- Generate inteligent customisable markdown TOC with affordances for emojis and relative file paths.☆18May 28, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆223Jun 7, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 12 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆38May 20, 2026Updated 3 weeks ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 2 months ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- Modern configuration for neovim.☆30Apr 27, 2026Updated last month
- Medium Access Control layer of 802.15.4☆14Nov 14, 2014Updated 11 years ago
- Improve startup time for Neovim☆12Dec 27, 2021Updated 4 years ago
- Simple template-based UVM code generator☆30Apr 15, 2026Updated 2 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆20Nov 16, 2014Updated 11 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- ☆49May 11, 2022Updated 4 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26May 22, 2022Updated 4 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Allows i3 to move focus differently depending on the focused window☆14Dec 11, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- ☆67Jul 25, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- ☆12May 20, 2021Updated 5 years ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 6 months ago