verilog_instance.vim: create instantiation of ports from port declaration
☆33Mar 13, 2023Updated 3 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆426Aug 3, 2026Updated 3 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Oct 25, 2026Updated last week
- ☆136Nov 17, 2025Updated 11 months ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Python based netlist parser, including Verilog and SPICE☆10Jul 24, 2015Updated 11 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆32Jul 12, 2024Updated 2 years ago
- A Tcl-Library for scripted HDL generation☆19Apr 30, 2024Updated 2 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- SystemVerilog vim scripts☆69Jan 25, 2023Updated 3 years ago
- A library to load classes from DLLs☆12Jul 5, 2026Updated 4 months ago
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Automatically generate verilog module ports,instance and instance connections ,for sublime text 2&3☆37Aug 6, 2013Updated 13 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 7 months ago
- Improve startup time for Neovim☆12Dec 27, 2021Updated 4 years ago
- "Low power" digital standard cells for SKY130 provided by SkyWater.☆11Apr 23, 2021Updated 5 years ago
- Simple template-based UVM code generator☆32Apr 15, 2026Updated 6 months ago
- UVM agents☆88May 26, 2017Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Generic memory implementations☆12Feb 6, 2024Updated 2 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- A simple led indicator for PyQt5☆11Sep 15, 2017Updated 9 years ago
- Network on Chip Implementation written in SytemVerilog☆216Aug 27, 2022Updated 4 years ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ☆12Oct 30, 2025Updated last year
- ☆15Aug 10, 2023Updated 3 years ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- A tool for checking tool output inspired by LLVM's FileCheck☆13Aug 29, 2025Updated last year
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Load, manipulate and save R&S waveform files☆14Mar 2, 2026Updated 8 months ago