antoinemadec / vim-verilog-instanceLinks
verilog_instance.vim: create instantiation of ports from port declaration
☆28Updated 2 years ago
Alternatives and similar repositories for vim-verilog-instance
Users that are interested in vim-verilog-instance are comparing it to the libraries listed below
Sorting:
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆29Updated last year
- verilog filetype plugin to enable emacs verilog-mode autos☆25Updated 3 years ago
- SystemVerilog syntax highlight/indent support in vim☆51Updated last year
- SystemVerilog vim scripts☆68Updated 2 years ago
- ☆115Updated last year
- Verilog/SystemVerilog Syntax and Omni-completion☆398Updated 9 months ago
- Repurposing existing HDL tools to help writing better code☆215Updated last year
- Simple template-based UVM code generator☆26Updated 2 years ago
- UVM interactive debug library☆32Updated 8 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 3 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- YAMM package repository☆28Updated 2 years ago
- UVM Generator☆46Updated last year
- The source code of blog☆14Updated 3 years ago
- UVM verification kits which uses YASA as simulation script☆13Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆66Updated 4 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆60Updated 4 years ago
- Customized UVM Report Server☆40Updated 5 years ago
- Useful UVM extensions☆24Updated last year
- UVM agents☆80Updated 8 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Updated 5 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆18Updated last year
- ☆63Updated 4 years ago
- UVM/systemverilog/verilog/python VIM IDE☆16Updated 11 years ago
- UVM VIP architecture generator☆20Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆137Updated last year
- Doxygen with verilog support☆38Updated 6 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆66Updated 9 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆60Updated 6 months ago