Alternatives and similar repositories for vim-verilog-instance

Users that are interested in vim-verilog-instance are comparing it to the libraries listed below

• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆30Updated last year
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Updated 3 years ago
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆70Updated 3 years ago
• WeiChungWu / vim-SystemVerilog
  SystemVerilog syntax highlight/indent support in vim
  ☆52Updated last year
• imc-trading / svlangserver
  ☆129Updated 2 months ago
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆413Updated last year
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆29Updated 3 years ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆221Updated last year
• UdayaShankarS / TCL-Scripting
  Examples of the TCL Scripts for different purposes and for VLSI Physical Design are provided here for your reference
  ☆33Updated 3 years ago
• jimmysitu / vtags
  Verdi like, verilog code signal trace and show hierarchy script
  ☆19Updated 6 years ago
• amiq-consulting / yamm
  YAMM package repository
  ☆32Updated 2 years ago
• taichi-ishitani / tue
  Useful UVM extensions
  ☆27Updated last year
• uvmdebug / uvm_debug
  UVM interactive debug library
  ☆35Updated 8 years ago
• kaushalmodi / custom_uvm_report_server
  Customized UVM Report Server
  ☆42Updated 5 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• isuckatdrifting / Gaia
  Generate UVM testbench framework template files with Python 3
  ☆27Updated 6 years ago
• adki / DPI_Tutorial
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆76Updated 5 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated last year
• hjking / uvm_gen
  UVM Generator
  ☆50Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆110Updated 2 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆148Updated 11 months ago
• icglue / icglue
  A Tcl-Library for scripted HDL generation
  ☆17Updated last year
• chipsalliance / homebrew-verible
  ☆24Updated 6 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆51Updated this week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆145Updated 2 years ago
• dovstamler / uvm_agents
  UVM agents
  ☆86Updated 8 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆113Updated last year
• seabeam / yuu_vip_gen
  UVM VIP architecture generator
  ☆20Updated 5 years ago
• zhajio1988 / YasaUvk
  UVM verification kits which uses YASA as simulation script
  ☆17Updated 6 years ago
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆57Updated last month