Alternatives and similar repositories for vim-verilog-instance

Users that are interested in vim-verilog-instance are comparing it to the libraries listed below

• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆30Updated last year
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Updated 3 years ago
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆68Updated 2 years ago
• imc-trading / svlangserver
  ☆119Updated last year
• WeiChungWu / vim-SystemVerilog
  SystemVerilog syntax highlight/indent support in vim
  ☆51Updated last year
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆403Updated 10 months ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆27Updated 2 years ago
• jimmysitu / vtags
  Verdi like, verilog code signal trace and show hierarchy script
  ☆19Updated 5 years ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• amiq-consulting / yamm
  YAMM package repository
  ☆29Updated 2 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• kaushalmodi / custom_uvm_report_server
  Customized UVM Report Server
  ☆40Updated 5 years ago
• adki / DPI_Tutorial
  SystemVerilog Direct Programming Interface (DPI) Tutorial
  ☆70Updated 4 years ago
• taichi-ishitani / tue
  Useful UVM extensions
  ☆24Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆103Updated last year
• uvmdebug / uvm_debug
  UVM interactive debug library
  ☆35Updated 8 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆139Updated last year
• holdenQWER / systemverilog_design_pattern
  The source code of blog
  ☆14Updated 3 years ago
• zhajio1988 / YasaUvk
  UVM verification kits which uses YASA as simulation script
  ☆14Updated 5 years ago
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• isuckatdrifting / Gaia
  Generate UVM testbench framework template files with Python 3
  ☆26Updated 5 years ago
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆50Updated 7 months ago
• n-kremeris / verilator_basics
  ☆66Updated 2 years ago
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆15Updated this week
• suoto / vim-hdl
  Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
  ☆60Updated 4 years ago
• hjking / uvm_gen
  UVM Generator
  ☆47Updated last year
• dovstamler / uvm_agents
  UVM agents
  ☆83Updated 8 years ago
• seabeam / yuu_vip_gen
  UVM VIP architecture generator
  ☆20Updated 5 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆62Updated 7 months ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆50Updated 2 weeks ago