Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
☆104Jan 28, 2025Updated last year
Alternatives and similar repositories for intel-fpga-bbb
Users that are interested in intel-fpga-bbb are comparing it to the libraries listed below
Sorting:
- Open Programmable Acceleration Engine☆270Jul 25, 2025Updated 7 months ago
- opae.github.io☆10Sep 2, 2024Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- ☆20Jan 31, 2026Updated last month
- OFS Platform Components☆19May 28, 2025Updated 9 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- ☆88Jan 7, 2023Updated 3 years ago
- P4-14/16 Bluespec Compiler☆90Dec 26, 2017Updated 8 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆28May 2, 2017Updated 8 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.☆16Nov 7, 2022Updated 3 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 2 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 5 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆73Jan 3, 2025Updated last year
- SCARV: a side-channel hardened RISC-V platform☆22Mar 31, 2021Updated 4 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Public repository of the data, scripts and methodology presented in the paper "Towards On-Board SAR Processing with FPGA Accelerators and…☆12Apr 12, 2023Updated 2 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Virtio implementation in SystemVerilog☆48Jan 23, 2018Updated 8 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- (elastic) cuckoo hashing☆16Jun 20, 2020Updated 5 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆14Feb 24, 2025Updated last year