OPAE / intel-fpga-bbbLinks
Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
☆104Updated 11 months ago
Alternatives and similar repositories for intel-fpga-bbb
Users that are interested in intel-fpga-bbb are comparing it to the libraries listed below
Sorting:
- ☆88Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Updated 4 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆290Updated 2 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated last year
- VNx: Vitis Network Examples☆156Updated 4 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated 3 weeks ago
- Open Programmable Acceleration Engine☆268Updated 5 months ago
- Verilog Content Addressable Memory Module☆113Updated 3 years ago
- This repo contains the Limago code☆90Updated 8 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆175Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆27Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆219Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Build Customized FPGA Implementations for Vivado☆354Updated this week
- PCI express simulation framework for Cocotb☆186Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆227Updated last year
- OmniXtend cache coherence protocol☆82Updated 7 months ago