Alternatives and similar repositories for opae.github.io

Users that are interested in opae.github.io are comparing it to the libraries listed below

• LEAP-FPGA / leap-documentation
  ☆23Updated 9 years ago
• OFS / opae-sdk
  Open Programmable Acceleration Engine
  ☆269Updated 6 months ago
• ibm-capi / pslse
  Power Service Layer Simulation Engine
  ☆30Updated 4 years ago
• OPAE / intel-fpga-bbb
  Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs
  ☆104Updated last year
• sbates130272 / capi-textswap
  A "Hello World" for the Power8 CAPI Interface. Includes application C and RTL code.
  ☆18Updated 10 years ago
• AWB-Tools / awb
  Architect's workbench
  ☆10Updated 9 years ago
• etherzhhb / Shang
  The Shang high-level synthesis framework
  ☆120Updated 11 years ago
• szellmann / burst
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Updated 9 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 4 years ago
• jbush001 / NyuziToolchain
  Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
  ☆65Updated 3 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆176Updated 2 years ago
• scale-lab / la-core
  Linear algebra accelerators for RISC-V (published in ICCD 17)
  ☆66Updated 8 years ago
• maltevesper / JetStream-driver
  ☆14Updated 9 years ago
• mbrobbel / capi-streaming-framework
  AFU framework for streaming applications with CAPI.
  ☆13Updated 7 years ago
• edgarigl / tlmu
  TLMu - Transaction Level eMulator
  ☆36Updated 11 years ago
• intel / rapid-design-methods-for-developing-hardware-accelerators
  ☆88Updated 3 years ago
• eliaskousk / parallella-riscv
  RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards
  ☆106Updated 7 years ago
• benreynwar / pyvivado
  Python tools for Vivado Projects
  ☆72Updated 6 years ago
• texane / vpcie
  implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture
  ☆108Updated 7 years ago
• vtsynergy / OpenDwarfs
  The OpenDwarfs project provides a benchmark suite consisting of different computation/communication idioms, i.e., dwarfs, for state-of-ar…
  ☆100Updated 6 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• ccelio / riscv-boom-doc
  Documentation for the BOOM processor
  ☆47Updated 8 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 8 years ago
• westerndigitalcorporation / omnixtend
  An open standard Cache Coherent Fabric Interface repository
  ☆66Updated 6 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆121Updated 4 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆77Updated 9 months ago
• jeffreycassidy / BlueLink
  Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)
  ☆11Updated 9 years ago
• pulp-platform / hero-sdk
  ⛔ DEPRECATED ⛔ HERO Software Development Kit
  ☆20Updated 4 years ago
• s-kanev / XIOSim
  A detailed michroarchitectural x86 simulator
  ☆62Updated 8 years ago
• csail-csg / riscy
  Riscy Processors - Open-Sourced RISC-V Processors
  ☆73Updated 6 years ago