☆10Nov 20, 2024Updated last year
Alternatives and similar repositories for veriseek
Users that are interested in veriseek are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- Verilog Generation with Reinforcement Learning☆12Jul 15, 2025Updated last year
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 3 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆11Feb 26, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆28Dec 17, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆60May 23, 2024Updated 2 years ago
- ☆16May 24, 2025Updated last year
- ☆18Jul 26, 2026Updated 3 months ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆58Oct 8, 2024Updated 2 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆63Dec 17, 2024Updated last year
- Verilog auto debug with Gpts☆11Feb 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Levels Synthesis Design Tasks☆29Updated this week
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Inferring multi-modality dynamics for single cell genomics data☆16Dec 18, 2025Updated 10 months ago
- The repository for the ibUNet project: A Lightweight Inception Boosted U-Net Neural Network for Routability Prediction☆11Feb 8, 2024Updated 2 years ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 5 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆53Jul 22, 2026Updated 3 months ago
- Offical implementation of our paper "Exploring the Potential of Diffusion Large Language Models in Code Generation".☆23Sep 26, 2026Updated last month
- ☆64Mar 10, 2025Updated last year
- Streamlined Cello Algorithm. Feed it Verilog and UCF from CIDARLAB/CELLO-UCF, and run celloAlgo.py in terminal to make genetic circuit de…☆21Sep 16, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- TEESec: Pre-Silicon Vulnerability Discovery for Trusted Execution Environments☆12Apr 4, 2024Updated 2 years ago
- ☆31Jan 30, 2025Updated last year
- Massachusetts Road extraction by u-net using fastaiv1☆13Apr 7, 2020Updated 6 years ago
- Multi-Objectives program Repair Framework☆12May 16, 2025Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- [NeurIPS 2026] Official implementaion for Flash-dLLM: IO-Aware KV Caching and Parallel Decoding for Fast, Memory-Efficient Diffusion LLMs☆20Oct 7, 2026Updated last month
- ☆12Nov 6, 2026Updated last week
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repo is for ASPLOS 2025 artifact evaluation☆13Oct 3, 2026Updated last month
- Source code for the Information Sciences paper "Rumor Detection on Social Media through Mining the Social Circles with High Homogeneity"☆22Jun 10, 2023Updated 3 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated 3 months ago
- LLM-aided Hardware Design and Verification☆47Oct 19, 2026Updated 3 weeks ago
- Accepted by NAACL 2025 main conference.☆11Jan 24, 2025Updated last year
- The open-source datasets of Large Circuit Model☆10May 31, 2025Updated last year
- 交大云盘同步CLI☆12Apr 19, 2024Updated 2 years ago
Are these results useful?