Project Status: Discontinued, New repository: spec2rtl-plugin
☆31Feb 1, 2026Updated 7 months ago
Alternatives and similar repositories for spec2rtl
Users that are interested in spec2rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆22Jul 12, 2026Updated 2 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated 2 years ago
- ☆62Mar 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- RTL code of some arbitration algorithm☆17Aug 25, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆136Apr 11, 2025Updated last year
- ☆10Sep 12, 2025Updated last year
- ☆221Jun 8, 2026Updated 3 months ago
- ☆62Jul 13, 2026Updated 2 months ago
- Verilog evaluation benchmark for large language model☆473Jul 14, 2025Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- ☆33Jun 18, 2026Updated 3 months ago
- Chinese Guide for Alveo Getting Started☆13May 18, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆32Jul 3, 2026Updated 2 months ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Official Implementation of SEA: Sparse Linear Attention with Estimated Attention Mask (ICLR 2024)☆12Jun 20, 2025Updated last year
- ☆18Aug 9, 2025Updated last year
- Theia: ray graphic processing unit☆21Jul 17, 2014Updated 12 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆33Jul 24, 2025Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆35Dec 11, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- ☆57Jan 6, 2026Updated 8 months ago
- Hardware Agent☆33Sep 10, 2026Updated last week
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 3 years ago
- An almost empty chisel project as a starting point for hardware design☆39Jan 27, 2025Updated last year
- ☆41Jul 12, 2025Updated last year
- ☆44Apr 11, 2025Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- ☆13Jan 7, 2025Updated last year
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A curated, community-maintained list of ML/LLM research and tools for integrated-circuit design — across the full flow.☆25Aug 4, 2026Updated last month
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago