Cirkitly / spec2rtlLinks
Project Status: Discontinued, New repository: spec2rtl-plugin
☆22Updated last week
Alternatives and similar repositories for spec2rtl
Users that are interested in spec2rtl are comparing it to the libraries listed below
Sorting:
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 3 years ago
- ☆42Updated 10 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated this week
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- ☆44Updated 6 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- An infrastructure for integrated EDA☆42Updated 2 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Administrative repository for the Integrated Matrix Extension Task Group☆33Updated last month
- ☆29Updated last year
- Public release☆58Updated 6 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- ☆95Updated 7 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 3 weeks ago
- ☆38Updated 2 years ago
- OpenDesign Flow Database☆17Updated 7 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 9 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month