Project Status: Discontinued, New repository: spec2rtl-plugin
☆32Feb 1, 2026Updated 8 months ago
Alternatives and similar repositories for spec2rtl
Users that are interested in spec2rtl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AI-Powered Hardware Design & Verification Copilot - Plugin for your CLI☆23Jul 12, 2026Updated 3 months ago
- ☆16May 24, 2025Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- ☆64Mar 10, 2025Updated last year
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 2 weeks ago
- [ICCAD 22]DeePEB: A neural network based PEB solver☆12Feb 17, 2023Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆143Apr 11, 2025Updated last year
- ☆191Mar 10, 2025Updated last year
- Verilog evaluation benchmark for large language model☆490Jul 14, 2025Updated last year
- ☆64Jul 13, 2026Updated 3 months ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 3 years ago
- ☆241Jun 8, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated last year
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Example FPGA programs written using LegUp HLS☆11May 13, 2021Updated 5 years ago
- Verilog Generation with Reinforcement Learning☆12Jul 15, 2025Updated last year
- ☆36Jun 18, 2026Updated 4 months ago
- Official Implementation of SEA: Sparse Linear Attention with Estimated Attention Mask (ICLR 2024)☆12Jun 20, 2025Updated last year
- Open source AI ASIC chip for LLAMA inspired by Taalas☆17May 20, 2026Updated 5 months ago
- Theia: ray graphic processing unit☆22Jul 17, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆18Aug 9, 2025Updated last year
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆37Jul 24, 2025Updated last year
- ☆16Nov 27, 2025Updated 11 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- ☆14Dec 12, 2024Updated last year
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated last year
- RTL-level Convolutional Network Accelerator Implementation on Xilinx Spartan 6. Evaluation for scalability.☆13Jan 9, 2020Updated 6 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆42May 17, 2024Updated 2 years ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆14Jun 18, 2025Updated last year
- Hardware Agent☆36Oct 22, 2026Updated last week
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆35Jul 3, 2026Updated 3 months ago
- uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol☆21Feb 7, 2025Updated last year
- ☆42Jul 12, 2025Updated last year
- ☆59Jan 6, 2026Updated 9 months ago
- Learning materials for Taskflow programming☆13Feb 9, 2026Updated 8 months ago