A simple 5-stage Pipeline RISC-V core
☆19Jun 8, 2021Updated 5 years ago
Alternatives and similar repositories for NF5
Users that are interested in NF5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆27Jul 27, 2017Updated 8 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- VSCodium for LoongArch with system-wide Electron.☆12Dec 14, 2023Updated 2 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Scripts to recover (accidentally) deleted files from ext3 partitions☆14Aug 16, 2017Updated 8 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆52Jul 21, 2022Updated 3 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- EC499: Major Project☆11Jun 25, 2023Updated 2 years ago
- ☆15Jun 7, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11May 20, 2026Updated 3 weeks ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- ☆21Nov 23, 2022Updated 3 years ago
- WolkGateway bridges communication between WolkAbout IoT platform and multiple devices connected to it☆12Nov 27, 2024Updated last year
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- A Kubernetes cluster to learn Kubernetes. It includes Argo CD, Grafana, Prometheus, Loki, Tempo, Phlare and VictoriaMetrics.☆11May 31, 2026Updated 2 weeks ago
- ☆14Jul 17, 2020Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Dec 20, 2013Updated 12 years ago
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 9 years ago
- CKLink_Lite☆12Oct 18, 2021Updated 4 years ago
- ☆15Jan 6, 2020Updated 6 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆20Apr 10, 2023Updated 3 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Cryptography Library using hardware-accelerated ARM CryptoCell CC310 on nRF52-based Bluefruit☆11Oct 14, 2023Updated 2 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated last month
- OS2022-Proj95☆11Jun 5, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Nov 11, 2019Updated 6 years ago
- Communication-Minimizing 2D Convolution in GPU Registers☆30Sep 21, 2013Updated 12 years ago
- My answers for the programming part of the entrance exam at graduate school of Tokyo University☆13Dec 7, 2014Updated 11 years ago
- ACI-GetStarted☆11May 8, 2026Updated last month
- ☆22May 27, 2025Updated last year
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago