necaticakaci / matrakLinks
Matrak Verilog ile yazılmış bir RISC-V işlemcidir.
☆11Updated last year
Alternatives and similar repositories for matrak
Users that are interested in matrak are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆213Updated 4 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆14Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Updated 2 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Updated 3 years ago
- 64-bit RISC-V processor☆16Updated 3 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated 6 months ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆20Updated 3 years ago
- KASIRGA - GUN | RV32IMCX☆11Updated last year
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆113Updated last year
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated 2 years ago
- 100 Days of RTL☆406Updated last year
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆15Updated 6 months ago
- SystemVerilog Tutorial☆190Updated 2 months ago
- opensource EDA tool flor VLSI design☆36Updated 2 years ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆454Updated 6 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆290Updated 8 months ago
- Implementation of RISC-V RV32I☆28Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆164Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆19Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆32Updated last year
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆155Updated 2 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆18Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆131Updated 10 years ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆495Updated last year
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆24Updated 6 months ago
- ☆15Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- Verilog HDL files☆170Updated last year