necaticakaci / matrakLinks
Matrak Verilog ile yazılmış bir RISC-V işlemcidir.
☆11Updated last year
Alternatives and similar repositories for matrak
Users that are interested in matrak are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆214Updated 4 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆14Updated 2 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆24Updated 3 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated 5 months ago
- 64-bit RISC-V processor☆16Updated 3 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆112Updated last year
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆154Updated 2 years ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆20Updated 3 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Updated 3 years ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated 2 years ago
- 100 Days of RTL☆403Updated last year
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆18Updated 2 years ago
- A huge collection of VHDL/Verilog open-source IP cores scraped from the web☆126Updated 10 years ago
- Basic RISC-V Test SoC☆163Updated 6 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆14Updated 6 months ago
- Verilog HDL files☆165Updated last year
- SystemVerilog Tutorial☆186Updated last month
- ☆15Updated 2 years ago
- ☆22Updated 2 years ago
- lowRISC Style Guides☆473Updated 2 months ago
- Implementation of RISC-V RV32I☆27Updated 3 years ago
- ☆11Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- ☆13Updated last year
- ☆174Updated 3 years ago
- RISC-V RV32IM cpu circuit in Logisim Evolution.☆27Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆129Updated 2 years ago