necaticakaci / matrakLinks
Matrak Verilog ile yazılmış bir RISC-V işlemcidir.
☆11Updated last year
Alternatives and similar repositories for matrak
Users that are interested in matrak are comparing it to the libraries listed below
Sorting:
- 5-Stage Pipelined RV64IM RISC-V CPU design in Verilog.☆211Updated 4 years ago
- 5-Stage Pipelined RV32I RISC-V Core design in Verilog-2005. It has 32 GPIO pins and it is FPGA synthesible.☆23Updated 2 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆20Updated 2 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆13Updated 2 years ago
- 64-bit RISC-V processor☆16Updated 2 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆14Updated 3 months ago
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆18Updated 2 years ago
- Repository of FPGA from Zero to Hero - Live and Free FPGA/SoC Lectures on YouTube (www.youtube.com/@falsepaths)☆36Updated 3 months ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆17Updated 2 years ago
- "Mehmet Burak Aykenar" YouTube kanalında yayınlanan VHDL ve FPGA dersleri ile ilgili kodları içermektedir.☆109Updated last year
- KASIRGA - KIZIL Takımı Teknofest 2023 Çip Tasarımı - KIZIL İşlemci Projesi☆154Updated 2 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Updated 3 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 3 months ago
- SystemVerilog derslerinde yazdığım kodları içermektedir.☆15Updated last year
- 100 Days of RTL☆401Updated last year
- Implementation of RISC-V RV32I☆23Updated 3 years ago
- This course is given in ERCIYES UNIVERSITY for Spring 2022-2023 semester as a fourth grade lecture. You can find lecture notes, RISC-V as…☆17Updated 2 years ago
- A Single Cycle Risc-V 32 bit CPU☆52Updated last month
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated 2 years ago
- Verilog HDL files☆155Updated last year
- ☆15Updated 2 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆25Updated 9 months ago
- opensource EDA tool flor VLSI design☆35Updated 2 years ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- RV64IMAC modelling using System Verilog HDL☆17Updated last year
- SystemVerilog Tutorial☆178Updated last week
- ☆17Updated 2 years ago