Alternatives and similar repositories for StencilStream

Users that are interested in StencilStream are comparing it to the libraries listed below

• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆120Updated 9 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆322Updated 6 months ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆200Updated 3 years ago
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆155Updated 2 years ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆101Updated this week
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆99Updated 3 weeks ago
• esa-tu-darmstadt / tapasco
  The Task Parallel System Composer (TaPaSCo)
  ☆111Updated 3 months ago
• Xilinx / mlir-air
  ☆104Updated this week
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆173Updated last week
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆128Updated 5 years ago
• pnnl / soda-opt
  ☆47Updated last month
• lana555 / dynamatic
  ☆87Updated last year
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆268Updated last year
• eki-project / finn-plus
  FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…
  ☆22Updated this week
• Xilinx / mlir-xten
  ☆15Updated this week
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆277Updated 3 months ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆352Updated 6 months ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆204Updated last week
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆299Updated 3 months ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆222Updated 2 years ago
• ferrandi / PandA-bambu
  PandA-bambu public repository
  ☆274Updated last month
• HewlettPackard / mcpat
  An integrated power, area, and timing modeling framework for multicore and manycore architectures
  ☆191Updated 5 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆77Updated 4 years ago
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆456Updated this week
• sstsimulator / sst-core
  SST Structural Simulation Toolkit Parallel Discrete Event Core and Services
  ☆169Updated this week
• cornell-zhang / rosetta
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs
  ☆166Updated last year
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
  ☆339Updated last year
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆162Updated 2 months ago
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆97Updated last month
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆555Updated last month