SYCL-based 2D Stencil Simulation Framework
☆17May 3, 2026Updated last month
Alternatives and similar repositories for StencilStream
Users that are interested in StencilStream are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated last month
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆17Apr 26, 2026Updated last month
- Record MPI operations on tape☆25Dec 13, 2023Updated 2 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 2 months ago
- Experimental path tracing with C++20 and SYCL☆28Jul 5, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆54Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆104Jun 30, 2025Updated 11 months ago
- A Transient Designer plugin☆11Nov 20, 2020Updated 5 years ago
- ☆11Apr 22, 2025Updated last year
- extended benchmarking automation tool for HPC applications☆17Updated this week
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- Doodling with particle systems☆11Feb 8, 2021Updated 5 years ago
- This library provides access to nRF-52 and nRF-53 peripherals in Rust.☆11Sep 7, 2023Updated 2 years ago
- Prototype of an idiomatic Rust library to create LV2-compatible plugins.☆16Jul 12, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A fast, generic, contiguous growable array type written in pure C.☆10Mar 18, 2022Updated 4 years ago
- ☆12Jun 12, 2023Updated 2 years ago
- project implements minimal functionality for real-time 3D cardiac electrophysiology simulation☆16Oct 24, 2016Updated 9 years ago
- Nix Expressions for Altera(Intel) Quartus☆17Oct 28, 2020Updated 5 years ago
- ☆16Apr 7, 2026Updated 2 months ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- All files associated with the lualatex package "selnolig"☆23Aug 2, 2019Updated 6 years ago
- The codebase that computed the Ninth Dedekind Number☆13Jan 18, 2026Updated 4 months ago
- BLAS implementation for Intel FPGA☆78Nov 18, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Rust implementation of Nordic's Enhanced ShockBurst communication protocol☆18Jan 25, 2022Updated 4 years ago
- The dread tikzmark arrives on github☆15May 31, 2026Updated last week
- ☆14Jun 29, 2018Updated 7 years ago
- SYCL Registry☆15Nov 7, 2025Updated 7 months ago
- Experiments in the efficient transpose of bit-matrices.☆16Aug 31, 2015Updated 10 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- The missing OpenCL 3.0 driver for macOS☆13Dec 14, 2022Updated 3 years ago
- FPGA-supported OpenCV Prototype (Added new FPGA OpenCV module, modified opencv-core to support Altera FPGA callstream)☆17Aug 24, 2017Updated 8 years ago
- Fully programmable autopilot mod for KSP.☆83Apr 29, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- The client (calculator) software of this project.☆11Mar 25, 2023Updated 3 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Manage (create, list, modify and delete) and starting jupyter kernels using sbatch☆14Mar 20, 2023Updated 3 years ago
- xpp - A C++11 RAII wrapper for XCB☆16Jan 29, 2018Updated 8 years ago
- Practice exercises for SystemVerilog, UVM ..☆28Jun 7, 2020Updated 6 years ago
- Lectures and Labs for Data Parallel Computing and DPC++. Sponsored by Intel Corporation.☆13Apr 7, 2022Updated 4 years ago