Alternatives and similar repositories for StencilStream

Users that are interested in StencilStream are comparing it to the libraries listed below

• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆121Updated 11 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆329Updated 8 months ago
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆160Updated 2 years ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆201Updated 3 years ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆109Updated this week
• tuna / tapa
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.
  ☆174Updated 2 months ago
• Xilinx / mlir-air
  ☆108Updated last week
• Xilinx / mlir-xten
  ☆15Updated last month
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆281Updated last year
• UCLA-VAST / Stream-HLS
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆48Updated 2 months ago
• lana555 / dynamatic
  ☆87Updated last year
• UoB-HPC / SimEng
  The University of Bristol HPC Simulation Engine
  ☆99Updated last month
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆341Updated last year
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆77Updated 4 years ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆130Updated 5 years ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆224Updated 2 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆40Updated last year
• pnnl / soda-opt
  ☆50Updated 3 months ago
• sstsimulator / sst-core
  SST Structural Simulation Toolkit Parallel Discrete Event Core and Services
  ☆175Updated this week
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆365Updated 8 months ago
• intel / BaseKit-code-samples
  ☆55Updated 2 years ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆341Updated this week
• pc2 / HPCC_FPGA
  A OpenCL-based FPGA benchmark suite for HPC
  ☆34Updated 8 months ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆47Updated last year
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆97Updated 3 months ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆308Updated 3 weeks ago
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆500Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆396Updated 2 weeks ago
• eki-project / finn-plus
  FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…
  ☆26Updated this week
• cornell-zhang / rosetta
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs
  ☆167Updated last year