pc2 / StencilStreamLinks
SYCL-based Stencil Simulation Framework Targeting FPGAs
☆13Updated 9 months ago
Alternatives and similar repositories for StencilStream
Users that are interested in StencilStream are comparing it to the libraries listed below
Sorting:
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆118Updated 7 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- The Task Parallel System Composer (TaPaSCo)☆108Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- ☆86Updated last year
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆33Updated 3 months ago
- A SYCL-specific LLVM-to-MLIR converter☆2Updated last year
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆18Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- SST Structural Simulation Toolkit Parallel Discrete Event Core and Services☆156Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- ☆59Updated 7 months ago
- The University of Bristol HPC Simulation Engine☆96Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆99Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- ☆33Updated 8 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆157Updated last month
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 4 months ago
- Spector: An OpenCL FPGA Benchmark Suite☆48Updated 6 years ago
- A scalable High-Level Synthesis framework on MLIR☆259Updated last year
- ☆44Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- ☆173Updated last month
- A polyhedral compiler for hardware accelerators☆59Updated 10 months ago
- Algorithmic C Datatypes☆123Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An out-of-tree MLIR dialect template.☆101Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week