ChengZhang-98 / llm-mixed-qLinks
Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"
☆23Updated last year
Alternatives and similar repositories for llm-mixed-q
Users that are interested in llm-mixed-q are comparing it to the libraries listed below
Sorting:
- ☆103Updated last year
- ☆29Updated this week
- ☆46Updated 7 months ago
- Simulator for BitFusion☆100Updated 4 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆21Updated last week
- ☆49Updated 3 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆17Updated last year
- BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)☆40Updated 4 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- ☆19Updated 3 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆109Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- ☆41Updated last year
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆96Updated 10 months ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- Torch2Chip (MLSys, 2024)☆53Updated 3 months ago
- ☆16Updated 2 years ago
- ☆35Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1☆34Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆49Updated last year
- ☆168Updated last year
- Model LLM inference on single-core dataflow accelerators☆10Updated 4 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆61Updated last month
- Serpens is an HBM FPGA accelerator for SpMV☆19Updated 11 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆13Updated 5 months ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago