ChengZhang-98 / llm-mixed-q

Related projects ⓘ

Alternatives and complementary repositories for llm-mixed-q

• ebby-s / MX-for-FPGA
  Implementation of Microscaling data formats in SystemVerilog.
  ☆12Updated 2 months ago
• clevercool / ANT-Quantization
  ☆80Updated last year
• jeffreyyu0602 / quantized-training
  ☆20Updated this week
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆39Updated 2 years ago
• hsharma35 / bitfusion
  Simulator for BitFusion
  ☆92Updated 4 years ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆40Updated this week
• ucb-bar / MoCA
  ☆22Updated last year
• snu-comparch / Tender
  Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
  ☆12Updated 4 months ago
• pku-liang / Sanger
  A co-design architecture on sparse attention
  ☆44Updated 3 years ago
• deJQK / FracBits
  Neural Network Quantization With Fractional Bit-widths
  ☆12Updated 3 years ago
• cornell-zhang / llm-datatypes
  Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs
  ☆24Updated 5 months ago
• maestro-project / gamma
  ☆34Updated 4 months ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• hatsu3 / Sanger
  ☆41Updated 3 years ago
• fffasttime / AnyPackingNet
  ☆24Updated 8 months ago
• isakedo / DNNsim
  ☆30Updated 4 years ago
• jafermarq / WinogradAwareNets
  Official implementation of "Searching for Winograd-aware Quantized Networks" (MLSys'20)
  ☆27Updated last year
• PrincetonUniversity / LLMCompass
  ☆87Updated 4 months ago
• maestro-project / confuciux
  ☆31Updated 3 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆46Updated 2 weeks ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆28Updated 2 years ago
• maestro-project / magma
  ☆16Updated 2 years ago
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆51Updated 2 months ago
• KULeuven-MICAS / DeFiNES
  A framework for fast exploration of the depth-first scheduling space for DNN accelerators
  ☆32Updated last year
• OswaldHe / LevelST
  [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver
  ☆11Updated 10 months ago
• GATECH-EIC / DNN-Chip-Predictor
  [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…
  ☆22Updated 2 years ago
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• georgia-tech-synergy-lab / SIGMA
  RTL implementation of Flex-DPE.
  ☆91Updated 4 years ago
• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• yanghr / BSQ
  BSQ: Exploring Bit-Level Sparsity for Mixed-Precision Neural Network Quantization (ICLR 2021)
  ☆36Updated 3 years ago