Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"
☆24Oct 25, 2023Updated 2 years ago
Alternatives and similar repositories for llm-mixed-q
Users that are interested in llm-mixed-q are comparing it to the libraries listed below
Sorting:
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆29Jul 6, 2025Updated 8 months ago
- A multicore microprocessor test harness for measuring interference☆14Apr 16, 2020Updated 5 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- Machine-Learning Accelerator System Exploration Tools☆198Feb 24, 2026Updated 2 weeks ago
- AFPQ code implementation☆23Nov 6, 2023Updated 2 years ago
- ☆22Sep 27, 2022Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆116Jun 15, 2025Updated 8 months ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆186Jan 23, 2026Updated last month
- [ICML 2025] SliM-LLM: Salience-Driven Mixed-Precision Quantization for Large Language Models☆53Aug 9, 2024Updated last year
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Swan Benchmark Suite☆13Sep 17, 2025Updated 5 months ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- Implementation of NM sparsity recipe presented in the paper "Progressive Gradient Flow for Robust N:M Sparsity Training in Transformers".☆11Feb 5, 2024Updated 2 years ago
- ☆10Dec 26, 2023Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Official implementation of ICML'24 paper "LQER: Low-Rank Quantization Error Reconstruction for LLMs"☆19Jul 11, 2024Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- ☆20Updated this week
- 💤 Relaxation labelling to refine edge detection 💤☆11Jul 29, 2019Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- PyTorch code for full quantization of DNN using BCGD☆14Jul 24, 2019Updated 6 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆13Oct 9, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- An Tensorflow.keras implementation of Same, Same But Different - Recovering Neural Network Quantization Error Through Weight Factorizatio…☆10Dec 18, 2019Updated 6 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆12May 3, 2024Updated last year
- ☆11Mar 16, 2022Updated 3 years ago
- ☆17Feb 24, 2025Updated last year
- The official PyTorch implementation of the NeurIPS2022 (spotlight) paper, Outlier Suppression: Pushing the Limit of Low-bit Transformer L…☆49Oct 5, 2022Updated 3 years ago
- ☆11Dec 8, 2022Updated 3 years ago