A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your very own FPGA !
☆47Jul 3, 2025Updated last year
Alternatives and similar repositories for AI_to_FPGA_course
Users that are interested in AI_to_FPGA_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [BRH YT CHANNEL] This repo contains all the code and ressources you need for the Zynq and other FPGA tutorials, ready to copy and paste.☆85Mar 31, 2026Updated 4 months ago
- ☆16Aug 7, 2026Updated last week
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆261Mar 10, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Learn how to build our own RV32I(M) core, verify it and actually use it FOR FREE (.md tutorials). From scratch & with more than 200 pages…☆482Jul 23, 2026Updated 3 weeks ago
- Low-Precision YOLO on PYNQ with FINN☆38Nov 26, 2023Updated 2 years ago
- Deep Neural Network inference using Xilinx Zynq-7000 chip.☆29Jun 26, 2020Updated 6 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Dataflow compiler for QNN inference on FPGAs☆1,041Updated this week
- Advent of Code puzzles, solved in Hardware☆22Jan 13, 2026Updated 7 months ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- Model zoo for the Quantized ONNX (QONNX) model format☆15Oct 31, 2025Updated 9 months ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆45Jun 16, 2026Updated 2 months ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated last year
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- Low Precision(quantized) Yolov5☆48Mar 24, 2025Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jul 28, 2026Updated 3 weeks ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Nov 27, 2024Updated last year
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated last year
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Jun 22, 2021Updated 5 years ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated 3 weeks ago
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆93Jul 7, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LiteX-based gateware for LimeSDR boards.☆22Aug 7, 2026Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆126Aug 7, 2026Updated last week
- Learning Path: RISC-V & Advanced Edge AI on SiFive FE310-G002 SoC | 32-bit RISC-V | 320 MHz | 16KB L1 Instruction Cache | 128Mbit (16MB) …☆12Sep 18, 2025Updated 11 months ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆19Jul 9, 2026Updated last month
- Building a Tiny GPU to understand AI hardware engineering☆68Jan 22, 2026Updated 6 months ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆15Aug 2, 2026Updated 2 weeks ago
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year