0BAB1 / AI_to_FPGA_courseLinks
A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your very own FPGA !
☆20Updated 7 months ago
Alternatives and similar repositories for AI_to_FPGA_course
Users that are interested in AI_to_FPGA_course are comparing it to the libraries listed below
Sorting:
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- Vitis HLS Library for FINN☆198Updated this week
- ☆94Updated 11 months ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆32Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated last week
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆217Updated 2 months ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- AMD University Program HLS tutorial☆95Updated 7 months ago
- ☆58Updated 5 years ago
- ☆30Updated 7 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- DPU on PYNQ☆221Updated last year
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆38Updated 10 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆126Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆28Updated last month
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆25Updated 3 weeks ago
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- ☆92Updated last year
- Jupyter notebook examples on image classification with quantized neural networks☆69Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago