A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your very own FPGA !
☆45Jul 3, 2025Updated 10 months ago
Alternatives and similar repositories for AI_to_FPGA_course
Users that are interested in AI_to_FPGA_course are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆20Jan 21, 2022Updated 4 years ago
- NeuraLUT-Assemble☆49Aug 20, 2025Updated 8 months ago
- Dataflow QNN inference accelerator examples on FPGAs☆254Mar 10, 2026Updated last month
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆31Nov 8, 2025Updated 5 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 5 months ago
- AMD HPC Research Fund Cloud☆19Apr 17, 2026Updated 2 weeks ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- ☆13Oct 30, 2025Updated 6 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆92Jan 28, 2026Updated 3 months ago
- The Riallto Open Source Project from AMD☆86Apr 10, 2025Updated last year
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆15Feb 17, 2019Updated 7 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- Dataflow compiler for QNN inference on FPGAs☆977Updated this week
- Literally the SIMPLEST implementation of an EVM storage proof inside SP1☆14Nov 26, 2024Updated last year
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆184Mar 25, 2026Updated last month
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- Deep Reinforcement Learning for Dynamic Multicahnnel Access in Wireless Networks☆14Oct 1, 2017Updated 8 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Vitis HLS Library for FINN☆221Feb 25, 2026Updated 2 months ago
- Mini project for Digital Signal Processing (ECE 6750) at UVA☆18Jul 1, 2020Updated 5 years ago
- Cours d'introduction à l'assembleur riscV - Introduction course to RiscV assembly in French☆15May 26, 2020Updated 5 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Apr 20, 2026Updated 2 weeks ago
- ☆18Dec 20, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Apr 26, 2026Updated last week
- AMD related optimizations for transformer models☆102Apr 15, 2026Updated 3 weeks ago
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆115Mar 26, 2026Updated last month
- FINN+ is an extended version of FINN, a dataflow compiler for QNN inference on FPGAs. It is maintained by a group of researchers at Pader…☆51Apr 29, 2026Updated last week
- Study notes and tutorial for xilinx hls☆20Jul 22, 2021Updated 4 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago