0BAB1 / AI_to_FPGA_courseView external linksLinks
A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your very own FPGA !
☆42Jul 3, 2025Updated 7 months ago
Alternatives and similar repositories for AI_to_FPGA_course
Users that are interested in AI_to_FPGA_course are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆47Aug 20, 2025Updated 5 months ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆19Jan 21, 2022Updated 4 years ago
- Pruning methods for pytorch with an optimizer-like interface☆15Apr 14, 2020Updated 5 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Classify modulation of signals☆15Jan 16, 2020Updated 6 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆243Aug 26, 2025Updated 5 months ago
- ☆21Nov 18, 2022Updated 3 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- ☆30Mar 21, 2018Updated 7 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- Vivado on Docker☆34Sep 16, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆214Jan 9, 2026Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- The Riallto Open Source Project from AMD☆84Apr 10, 2025Updated 10 months ago
- ☆21Nov 12, 2025Updated 3 months ago
- Dataflow compiler for QNN inference on FPGAs☆937Feb 5, 2026Updated last week
- RFSoC Spectrum Analyser Module on PYNQ.☆90Jan 28, 2026Updated 2 weeks ago
- Implementation of our ECCV '18 paper " Deep Expander Networks: Efficient Deep Networks from Graph Theory".☆42Jan 2, 2020Updated 6 years ago
- A regularly updated comparison of CNN architectures in terms of accuracy, operations and model size☆45Jan 23, 2019Updated 7 years ago
- ☆13Oct 30, 2025Updated 3 months ago
- Commodore VIC20 core for the Tang Nano 9K FPGA with LCD Output☆12Feb 16, 2025Updated 11 months ago
- ☆10Nov 16, 2024Updated last year
- ☆10Mar 20, 2021Updated 4 years ago
- Mini project for Digital Signal Processing (ECE 6750) at UVA☆18Jul 1, 2020Updated 5 years ago
- The Go programming language☆15Aug 27, 2018Updated 7 years ago
- JEDI-net: a jet identification algorithm based on interaction networks☆10Aug 16, 2020Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Jun 12, 2024Updated last year
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆27Nov 8, 2025Updated 3 months ago
- An example repo for generating python bindings with cppyy.☆14Nov 19, 2019Updated 6 years ago
- Github page for SSDFA☆11Jan 28, 2020Updated 6 years ago