ReducedLUT: Table Decomposition with "Don't Care" Conditions [FPGA'25]
☆36Mar 30, 2025Updated last year
Alternatives and similar repositories for ReducedLUT
Users that are interested in ReducedLUT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NeuraLUT-Assemble☆56Aug 20, 2025Updated last year
- A tool to generate optimized hardware files for univariate functions.☆14Sep 5, 2024Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆60Feb 9, 2024Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆124Jun 12, 2024Updated 2 years ago
- ☆34Nov 7, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆22Sep 27, 2022Updated 4 years ago
- Syntax highlighting for the CodeMirror code editor☆14Mar 27, 2022Updated 4 years ago
- Advanced CLI tool for automating Machine Learning (AutoML) using state-of-the-art deep learning models to apply transfer learning with mu…☆19Updated this week
- ☆69May 6, 2020Updated 6 years ago
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- Differentiable Weightless Neural Networks☆48Jul 26, 2026Updated 3 months ago
- Machine-Learning Accelerator System Exploration Tools☆204Sep 17, 2026Updated last month
- steve☆16Mar 23, 2023Updated 3 years ago
- ☆17Nov 29, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The complete code and notebooks used for the ACM Recommender Systems Challenge 2023 by our team Gabibboost at Politecnico di Milano☆10Aug 5, 2023Updated 3 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Official implementation of Look-Up Tables Logic Neural Networks (LLNNs)☆13Apr 8, 2026Updated 6 months ago
- ☆10Dec 23, 2014Updated 11 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆18Oct 6, 2019Updated 7 years ago
- The Riallto Open Source Project from AMD☆87Apr 10, 2025Updated last year
- The codemirror 6 editor for CIE spec Pseudocode☆25Jul 3, 2026Updated 4 months ago
- Research about dataflow architecture☆15Nov 30, 2023Updated 2 years ago
- ☆10Oct 19, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AI Security Bootcamp public repository☆27Jul 2, 2026Updated 4 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated 2 years ago
- A codebase accompanying the paper "Improving Performance Estimation for FPGA-based Accelerators for Convolutional Neural Networks", by Fe…☆13May 27, 2020Updated 6 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Various test models in WNNX format. It can view with `pip install wnetron && wnetron`☆12Jun 22, 2022Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Collection of ONNX model graph transformation and analysis passes based on ONNX IR and ONNX Script☆12Updated this week
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- A shared paper reading repository for people in the group☆10Jan 16, 2024Updated 2 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 7 years ago
- Binary translation in Rust☆12Jun 22, 2020Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week