ollycassidy13 / ReducedLUTLinks
A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs
☆28Updated 2 months ago
Alternatives and similar repositories for ReducedLUT
Users that are interested in ReducedLUT are comparing it to the libraries listed below
Sorting:
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 2 months ago
- ☆23Updated 2 years ago
- Machine-Learning Accelerator System Exploration Tools☆168Updated 3 weeks ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆12Updated 3 years ago
- ☆36Updated last year
- ☆23Updated 9 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆15Updated last year
- ☆10Updated 7 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- ☆11Updated 11 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 4 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- ☆10Updated last year
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆16Updated 3 years ago
- An AI accelerator implementation with Xilinx FPGA☆46Updated 4 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- ☆28Updated 3 months ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- ☆20Updated 4 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Quite OK image compression Verilog implementation☆21Updated 7 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆30Updated 7 months ago
- ☆47Updated 2 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago