MPSLab-ASU / ML-Accelerators
Topics in Machine Learning Accelerator Design
☆56Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ML-Accelerators
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆113Updated this week
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- A DSL for Systolic Arrays☆78Updated 5 years ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- ☆84Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- An integrated CGRA design framework☆83Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆23Updated 7 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆95Updated last year