MPSLab-ASU / ML-AcceleratorsLinks
Topics in Machine Learning Accelerator Design
☆91Updated 2 years ago
Alternatives and similar repositories for ML-Accelerators
Users that are interested in ML-Accelerators are comparing it to the libraries listed below
Sorting:
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆70Updated 3 months ago
- This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023☆41Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆178Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 6 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆175Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆81Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Updated 3 years ago
- ☆61Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- ☆108Updated last year
- A scalable High-Level Synthesis framework on MLIR☆286Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆404Updated 3 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆255Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago
- A survey on Hardware Accelerated LLMs☆61Updated 11 months ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆111Updated 9 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 4 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Processing-In-Memory (PIM) Simulator☆215Updated last year
- ☆39Updated 3 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆67Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆165Updated 2 years ago