MPSLab-ASU / ML-AcceleratorsLinks
Topics in Machine Learning Accelerator Design
☆86Updated 2 years ago
Alternatives and similar repositories for ML-Accelerators
Users that are interested in ML-Accelerators are comparing it to the libraries listed below
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- A scalable High-Level Synthesis framework on MLIR☆272Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆137Updated 2 months ago
- Repository to host and maintain SCALE-Sim code☆333Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆157Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023☆36Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆369Updated last month
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- ☆57Updated 5 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆112Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆242Updated 2 years ago
- ☆182Updated 3 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆151Updated 6 months ago
- ☆11Updated last year
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆33Updated last year