Topics in Machine Learning Accelerator Design
☆99Feb 16, 2023Updated 3 years ago
Alternatives and similar repositories for ML-Accelerators
Users that are interested in ML-Accelerators are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- ☆10Mar 8, 2025Updated last year
- ☆17Feb 13, 2021Updated 5 years ago
- A Toy-Purpose TPU Simulator☆22Jun 7, 2024Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- ☆661Jan 13, 2021Updated 5 years ago
- ☆14Apr 8, 2025Updated 11 months ago
- ☆19Mar 21, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Mar 12, 2025Updated last year
- ☆13Nov 1, 2021Updated 4 years ago
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆15Jun 23, 2020Updated 5 years ago
- ☆15Feb 2, 2026Updated last month
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A RV32I pipeline CPU and applications transplanted from AM, NJU-Project-N☆12Feb 25, 2022Updated 4 years ago
- SimpleScalar version 3.0 (official repository)☆63Mar 26, 2023Updated 2 years ago
- ☆25Apr 15, 2025Updated 11 months ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- ☆13Aug 21, 2019Updated 6 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Feb 14, 2023Updated 3 years ago
- ☆12Apr 7, 2020Updated 5 years ago
- ☆66Apr 30, 2025Updated 10 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆149Jun 16, 2025Updated 9 months ago
- 稀疏矩阵-向 量乘的并行优化算法（OpenMP，AVX）☆11Jul 7, 2021Updated 4 years ago
- Image pixel classification with random forests☆18Sep 8, 2014Updated 11 years ago
- Readings in Computer Architectures☆17Dec 21, 2025Updated 3 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13May 9, 2022Updated 3 years ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jan 6, 2026Updated 2 months ago
- ☆73Mar 22, 2020Updated 6 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆221Dec 22, 2020Updated 5 years ago
- ☆16Nov 21, 2016Updated 9 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago