Topics in Machine Learning Accelerator Design
☆96Feb 16, 2023Updated 3 years ago
Alternatives and similar repositories for ML-Accelerators
Users that are interested in ML-Accelerators are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated 11 months ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- ☆17Feb 13, 2021Updated 5 years ago
- ☆10Mar 8, 2025Updated 11 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- A Toy-Purpose TPU Simulator☆21Jun 7, 2024Updated last year
- ☆14Feb 2, 2026Updated last month
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated last year
- ☆14Apr 8, 2025Updated 10 months ago
- ☆13Nov 1, 2021Updated 4 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Jun 16, 2025Updated 8 months ago
- ☆657Jan 13, 2021Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Jun 23, 2020Updated 5 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Jan 12, 2024Updated 2 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆16Jun 14, 2023Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Feb 14, 2025Updated last year
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Feb 14, 2023Updated 3 years ago
- ☆19Mar 21, 2023Updated 2 years ago
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 3 months ago
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- A comprehensive content-addressable accelerator simulation framework.☆20Nov 15, 2024Updated last year
- Readings in Computer Architectures☆17Dec 21, 2025Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆72Mar 22, 2020Updated 5 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Mar 12, 2025Updated 11 months ago
- study of Ampere' Sparse Matmul☆18Jan 10, 2021Updated 5 years ago
- ☆13Aug 21, 2019Updated 6 years ago
- ☆24Apr 15, 2025Updated 10 months ago
- ☆19Jun 17, 2022Updated 3 years ago
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆218Dec 22, 2020Updated 5 years ago
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- ☆65Apr 30, 2025Updated 10 months ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆54Mar 24, 2024Updated last year
- course design☆23Feb 28, 2018Updated 8 years ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- Design and UVM-TB of RISC -V Microprocessor☆34Jun 27, 2024Updated last year