MPSLab-ASU / ML-AcceleratorsLinks
Topics in Machine Learning Accelerator Design
☆89Updated 2 years ago
Alternatives and similar repositories for ML-Accelerators
Users that are interested in ML-Accelerators are comparing it to the libraries listed below
Sorting:
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆160Updated 8 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆164Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆68Updated last week
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆143Updated 4 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Repository to host and maintain SCALE-Sim code☆368Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated last month
- RTL implementation of Flex-DPE.☆114Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆153Updated 5 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- PyTorch model to RTL flow for low latency inference☆129Updated last year
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 7 months ago
- ☆60Updated 7 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆251Updated 3 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆237Updated last year
- ☆103Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆76Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆65Updated last week
- ☆38Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆62Updated 4 months ago