UART implementation using verilog
☆39Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated last year
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- A simple implementation of a UART modem in Verilog.☆196Nov 10, 2021Updated 4 years ago
- ☆16May 8, 2018Updated 8 years ago
- Explore microcontroller architecture and ARM Cortex interfacing in this comprehensive workshop. Sessions cover topics like C basics, ARM …☆12Dec 25, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 3 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 2 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- ☆29Apr 15, 2025Updated last year
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- UART design in SV and verification using UVM and SV☆59Nov 30, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- gem5 相关中文笔记☆16Dec 2, 2021Updated 4 years ago
- The system is a FPGA-based system that can recognize object in videos.☆17Apr 29, 2025Updated last year
- ☆17Feb 16, 2023Updated 3 years ago
- ☆13Updated this week
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆11Apr 2, 2024Updated 2 years ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- ☆12May 8, 2022Updated 4 years ago
- Submission repo for Coderspree☆21Jul 10, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- ☆15May 24, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- YOLOv8 object detection deployment on STM32N6 using STM32AI Model Zoo☆16Apr 21, 2026Updated 5 months ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆50Mar 22, 2019Updated 7 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- ☆22Apr 28, 2015Updated 11 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆22Aug 5, 2023Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆77May 8, 2021Updated 5 years ago