MuhammadMajiid / UARTLinks
UART implementation using verilog
☆23Updated 2 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- Structured UVM Course☆47Updated last year
- This is a detailed SystemVerilog course☆114Updated 5 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- ☆12Updated 4 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆49Updated 4 years ago
- ☆17Updated 2 years ago
- APB master and slave developed in RTL.☆17Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆51Updated 2 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆150Updated last year
- ☆47Updated 4 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆108Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- SystemVerilog Tutorial☆164Updated 3 months ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆90Updated 2 years ago
- Verilog/SystemVerilog Guide☆72Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆46Updated last year
- ☆36Updated 2 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆79Updated last year
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 7 months ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆75Updated 4 years ago