UART implementation using verilog
☆36Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 6 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- A simple implementation of a UART modem in Verilog.☆183Nov 10, 2021Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆19Sep 2, 2023Updated 2 years ago
- ☆15May 8, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆36Oct 29, 2023Updated 2 years ago
- Simple 8-bit UART realization on Verilog HDL.☆116Apr 27, 2024Updated 2 years ago
- Explore microcontroller architecture and ARM Cortex interfacing in this comprehensive workshop. Sessions cover topics like C basics, ARM …☆10Dec 25, 2024Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆37Mar 25, 2020Updated 6 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆25Sep 6, 2024Updated last year
- Structured UVM Course☆70Jan 4, 2024Updated 2 years ago
- ☆45Aug 7, 2025Updated 8 months ago
- ESP32 esp-idf MPU6050 component☆11Mar 28, 2022Updated 4 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- UART design in SV and verification using UVM and SV☆55Nov 30, 2019Updated 6 years ago
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- APB master and slave developed in RTL.☆24Oct 25, 2025Updated 6 months ago
- The system is a FPGA-based system that can recognize object in videos.☆16Apr 29, 2025Updated last year
- Design and implementation of a reconfigurable FIR filter in FPGA☆15Sep 26, 2022Updated 3 years ago
- This project aims to explore and compare different Kalman filter architectures and their performance on FPGA platforms. The focus is on t…☆29Dec 9, 2025Updated 4 months ago
- Open source tools for IC design☆13Dec 12, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- UART communication between STM32 and ESP32☆23Aug 3, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 5 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆30Dec 5, 2024Updated last year
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Submission repo for Coderspree☆21Jul 10, 2022Updated 3 years ago
- ☆13Dec 31, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆18Jun 24, 2021Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Verilog UART☆195Jun 4, 2013Updated 12 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆16Jan 7, 2020Updated 6 years ago
- RV64IMAC modelling using System Verilog HDL☆25Aug 10, 2024Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 11 months ago