UART implementation using verilog
☆33Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆40Oct 3, 2025Updated 4 months ago
- A simple implementation of a UART modem in Verilog.☆175Nov 10, 2021Updated 4 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆33Oct 29, 2023Updated 2 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆35Mar 25, 2020Updated 5 years ago
- ☆15May 8, 2018Updated 7 years ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- ☆33Aug 7, 2025Updated 6 months ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Structured UVM Course☆64Jan 4, 2024Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆59May 8, 2021Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- Wameedh Scientific Club Deep Learning for Computer Vision workshop repository.☆12Apr 2, 2024Updated last year
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Verilog UART☆192Jun 4, 2013Updated 12 years ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆78Dec 14, 2023Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆42Jun 2, 2023Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- Platform Level Interrupt Controller☆45May 10, 2024Updated last year
- 𝐈𝐬𝐥𝐚𝐦𝐢𝐜𝐓𝐫𝐚𝐧𝐬𝐥𝐚𝐭𝐨𝐫 is an automated solution designed to translate 𝐇𝐚𝐝𝐢𝐭𝐡𝐬 into multiple languages using the power …☆11Jan 17, 2025Updated last year
- My projects using PIC Microcontrollers and CCS PICC Compiler (PCWHD)☆16Mar 23, 2025Updated 11 months ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 9 months ago
- Minimal kernel for cortex m based microcontrollers.☆10Jun 14, 2025Updated 8 months ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 5 months ago
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- spoti2wall | Set the Spotify album cover you are currently playing as your wallpaper.☆11May 22, 2024Updated last year
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- basic software renderer☆11Dec 30, 2023Updated 2 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆10Feb 20, 2026Updated last week
- A tutorial of cool make trick to deal with a messy source code.☆10Jul 9, 2021Updated 4 years ago
- The system is a FPGA-based system that can recognize object in videos.☆16Apr 29, 2025Updated 10 months ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago