MuhammadMajiid / UARTLinks
UART implementation using verilog
☆25Updated 2 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below
Sorting:
- Structured UVM Course☆52Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- This is a detailed SystemVerilog course☆126Updated 8 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆126Updated last month
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆164Updated last year
- ☆17Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆69Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆53Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆87Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆92Updated last year
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆16Updated 2 years ago
- Simple cache design implementation in verilog☆53Updated 2 years ago
- ☆51Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆75Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆71Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- This repository contains the design files of RISC-V Pipeline Core☆55Updated 2 years ago
- UART design in SV and verification using UVM and SV☆50Updated 5 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated 2 months ago
- Design Verification Engineer interview preparation guide.☆38Updated 4 months ago
- Asynchronous fifo in verilog☆36Updated 9 years ago
- my UVM training projects☆36Updated 6 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago