UART implementation using verilog
☆39Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆42Oct 13, 2026Updated 2 weeks ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆47Dec 5, 2019Updated 6 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- ☆16May 8, 2018Updated 8 years ago
- A simple implementation of a UART modem in Verilog.☆198Nov 10, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simple 8-bit UART realization on Verilog HDL.☆121Apr 27, 2024Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- Explore microcontroller architecture and ARM Cortex interfacing in this comprehensive workshop. Sessions cover topics like C basics, ARM …☆13Dec 25, 2024Updated last year
- The Repository contains the code of various Digital Circuits☆14Aug 7, 2023Updated 3 years ago
- Create a working Rocket Chip bitstream for Xilinx boards on Ubuntu 24.04 LTS by Eugene Tarassov's GitHub repo☆11Apr 27, 2025Updated last year
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆45Oct 29, 2023Updated 3 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆40Nov 6, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆18Aug 8, 2017Updated 9 years ago
- ☆29Apr 15, 2025Updated last year
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- VHDL ile Sayısal Tasarım ve FPGA Uygulamaları kitabı☆13May 30, 2025Updated last year
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 3 years ago
- ESP32 esp-idf MPU6050 component☆12Mar 28, 2022Updated 4 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- gem5 相关中文笔记☆16Dec 2, 2021Updated 4 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 6 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- UART design in SV and verification using UVM and SV☆60Nov 30, 2019Updated 6 years ago
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- ☆17Feb 16, 2023Updated 3 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- ☆11Jul 9, 2025Updated last year
- Open source tools for IC design☆18Aug 4, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Implementation of RISCV32I Single Cycle Architecture consisting of six base instructions (R, I, B, S, J, U).☆10Dec 14, 2022Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- ☆13Oct 22, 2026Updated last week
- UART communication between STM32 and ESP32☆22Aug 3, 2022Updated 4 years ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago