UART implementation using verilog
☆38Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for UART
Users that are interested in UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple 8 bit UART implementation in Verilog, with tests and timing diagrams☆41Oct 3, 2025Updated 9 months ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- A simple implementation of a UART modem in Verilog.☆190Nov 10, 2021Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- ☆15May 8, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Explore microcontroller architecture and ARM Cortex interfacing in this comprehensive workshop. Sessions cover topics like C basics, ARM …☆12Dec 25, 2024Updated last year
- A verilog based 5-stage pipelined RISC-V Processor code.☆40Mar 25, 2020Updated 6 years ago
- The Repository contains the code of various Digital Circuits☆13Aug 7, 2023Updated 2 years ago
- Beti Elektronik - ddApp -10 FPGA Uygulamaları (Eğitim) Seti☆13Dec 31, 2024Updated last year
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆38Oct 29, 2023Updated 2 years ago
- ☆18Aug 8, 2017Updated 8 years ago
- UVM Testbench for synchronus fifo☆20Aug 28, 2020Updated 5 years ago
- UART design in SV and verification using UVM and SV☆58Nov 30, 2019Updated 6 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Structured UVM Course☆75Jan 4, 2024Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆32Oct 9, 2020Updated 5 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆17Mar 15, 2021Updated 5 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆85Dec 14, 2023Updated 2 years ago
- Open source tools for IC design☆14Dec 12, 2024Updated last year
- Design and implementation of a reconfigurable FIR filter in FPGA☆16Sep 26, 2022Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆20Jun 24, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Submission repo for Coderspree☆21Jul 10, 2022Updated 4 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- YOLOv8 object detection deployment on STM32N6 using STM32AI Model Zoo☆16Apr 21, 2026Updated 3 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- ☆19Apr 28, 2015Updated 11 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 2 years ago
- ☆14Dec 31, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆26Jul 3, 2026Updated 2 weeks ago
- ☆22May 25, 2023Updated 3 years ago
- This is a detailed SystemVerilog course☆162Mar 4, 2025Updated last year
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- Методические материалы курса "Практикум по ПЛИС"☆49May 29, 2026Updated last month