njtech digital design. a fpga digital alarm system with Nexys A7 100T
☆54Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for DigitalAlarmClock
Users that are interested in DigitalAlarmClock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于FPGA的数字时钟（Modelsim仿真）☆27May 22, 2018Updated 7 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆165Dec 8, 2019Updated 6 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆30Jul 15, 2022Updated 3 years ago
- ☆14Jul 17, 2020Updated 5 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Dec 21, 2018Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- ☆13Feb 1, 2022Updated 4 years ago
- 基于verilog的数字时钟，数电课程设计☆39Sep 30, 2022Updated 3 years ago
- 基于FPGA的交通灯☆19Dec 21, 2018Updated 7 years ago
- ☆12May 31, 2016Updated 9 years ago
- some sample caffemodel, prototxt, test images and pre compiled loadabes .☆13Apr 30, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 4 years ago
- ☆33Jul 22, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Mean-Shift (MS) Mean-Shift (MS) is widely known as one of the most basic yet powerful tracking algorithms. Mean- Shift considers feature …☆11Dec 21, 2017Updated 8 years ago
- The book recommendation system is a web application developed using the Java Spring Boot framework and under it's the principles of softw…☆22Jan 24, 2023Updated 3 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,379May 15, 2022Updated 3 years ago
- STM32F103ZET6为控制器，舵机为执行器，OV7670为传感器，基于积分分离PID算法的板球控制系统☆15Mar 24, 2018Updated 8 years ago
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆15May 5, 2020Updated 5 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆31Aug 21, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Make it easy to automatically and uniformly measure the behavior of many AI Systems.☆27Oct 2, 2024Updated last year
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆19Jul 10, 2020Updated 5 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆16Dec 2, 2018Updated 7 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Jun 7, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- ☆13Updated this week
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 8 months ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Apr 10, 2026Updated last week