LeiWang1999 / DigitalAlarmClockLinks
njtech digital design. a fpga digital alarm system with Nexys A7 100T
☆54Updated 6 years ago
Alternatives and similar repositories for DigitalAlarmClock
Users that are interested in DigitalAlarmClock are comparing it to the libraries listed below
Sorting:
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 7 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI协议规范中文翻译版☆171Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一 层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- 2023集创赛紫光同创杯一等奖项目☆146Updated 2 years ago
- FPGA实现简单的图像处理算法☆68Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- some interesting demos for starters☆94Updated 3 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆107Updated 4 years ago
- CPU Design Based on RISCV ISA☆129Updated last year
- AXI总线连接器☆105Updated 5 years ago
- image processing based FPGA☆117Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆288Updated 7 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- ☆86Updated this week
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆142Updated 2 years ago
- 数字IC设计 学习笔记☆159Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ☆153Updated last month
- 帧差法运动目标检测,基于ZYNQ7020☆81Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆293Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- IC Verification & SV Demo☆57Updated 4 years ago
- PYNQ学习资料☆174Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year