LeiWang1999 / DigitalAlarmClockLinks
njtech digital design. a fpga digital alarm system with Nexys A7 100T
☆52Updated 6 years ago
Alternatives and similar repositories for DigitalAlarmClock
Users that are interested in DigitalAlarmClock are comparing it to the libraries listed below
Sorting:
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆197Updated 10 months ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆53Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- fpga跑sobel识别算法☆39Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- ☆149Updated 3 weeks ago
- 帧差法运动目标检测,基于ZYNQ7020☆74Updated 4 years ago
- AXI总线连接器☆104Updated 5 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- PYNQ学习资料☆166Updated 5 years ago
- FPGA实现简单的图像处理算法☆53Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆262Updated 7 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆38Updated 2 years ago
- some interesting demos for starters☆84Updated 2 years ago
- ☆69Updated 3 weeks ago
- 2023集创赛紫光同创杯一等奖项目☆127Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- ☆69Updated 9 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- image processing based FPGA☆114Updated 4 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- FPGA project☆229Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago