njtech digital design. a fpga digital alarm system with Nexys A7 100T
☆54Jun 11, 2019Updated 6 years ago
Alternatives and similar repositories for DigitalAlarmClock
Users that are interested in DigitalAlarmClock are comparing it to the libraries listed below
Sorting:
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆151Dec 8, 2019Updated 6 years ago
- A easy general acc.☆18Mar 22, 2021Updated 4 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆30Jul 15, 2022Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Dec 21, 2018Updated 7 years ago
- ☆12Feb 1, 2022Updated 4 years ago
- A NVDLA Loadable Parser.☆12Mar 2, 2022Updated 4 years ago
- ☆14Jul 17, 2020Updated 5 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- 基于FPGA的交通灯☆18Dec 21, 2018Updated 7 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- STM32F103ZET6为控制器，舵机为执行器，OV7670为传感器，基于积分分离PID算法的板球控制系统☆15Mar 24, 2018Updated 7 years ago
- Implement of vehicle flow statistics based on tensorflow and yolo3 with pyqt5 GUI.☆19Mar 24, 2023Updated 2 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆385Dec 27, 2023Updated 2 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- ☆32Jul 22, 2020Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- DC-SCM LTPI Reference Implementation☆17Jan 13, 2026Updated last month
- Getting a Matrix Keypad working via Python. Works for 3x4 keypads & 4x4 keypads Also supports Raspberry Pi's GPIO, or the use of an I2C p…☆10Aug 21, 2022Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Dec 6, 2021Updated 4 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆10Apr 16, 2024Updated last year
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- ☆24Nov 21, 2025Updated 3 months ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Visualizing two three tree data structure with ImGui.☆12Sep 10, 2022Updated 3 years ago