LeiWang1999 / DigitalAlarmClockLinks
njtech digital design. a fpga digital alarm system with Nexys A7 100T
☆52Updated 6 years ago
Alternatives and similar repositories for DigitalAlarmClock
Users that are interested in DigitalAlarmClock are comparing it to the libraries listed below
Sorting:
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆206Updated 2 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- FPGA实现简单的图像处理算法☆61Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆202Updated this week
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Updated 6 years ago
- 代码在这个库里 Code is here☆60Updated 2 months ago
- ☆149Updated last month
- some interesting demos for starters☆85Updated 2 years ago
- fpga跑sobel识别算法☆41Updated 4 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆24Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆54Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆130Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆266Updated 7 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆76Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- image processing based FPGA☆116Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- ☆73Updated last month
- FPGA☆126Updated 5 years ago
- FPGA project☆230Updated 3 years ago
- ☆223Updated 4 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后…☆17Updated 6 months ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆352Updated 2 years ago
- 包含了SOC 设计中的通用IP,如外设、总线结构、基础、验证等☆118Updated last week
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆259Updated 2 years ago