Digilent / Nexys-A7-100T-GPIOLinks
☆14Updated 5 years ago
Alternatives and similar repositories for Nexys-A7-100T-GPIO
Users that are interested in Nexys-A7-100T-GPIO are comparing it to the libraries listed below
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- RISC-V Integration for PYNQ☆177Updated 6 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 4 years ago
- ☆306Updated this week
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆95Updated 6 years ago
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆143Updated 3 years ago
- ☆150Updated 2 months ago
- IEEE 754 floating point unit in Verilog☆148Updated 9 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 10 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆97Updated 4 months ago
- PYNQ Composabe Overlays