☆14Jul 17, 2020Updated 6 years ago
Alternatives and similar repositories for Nexys-A7-100T-GPIO
Users that are interested in Nexys-A7-100T-GPIO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆33Jul 22, 2020Updated 6 years ago
- ☆12Jul 17, 2020Updated 6 years ago
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Nintendo Entertainment System (NES) compatible FPGA core☆10Jun 2, 2020Updated 6 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PyTorch implementation of the SIESTA algorithm from our TMLR-2023 paper "SIESTA: Efficient Online Continual Learning with Sleep"☆13Oct 25, 2024Updated last year
- ☆12Jul 16, 2020Updated 6 years ago
- ☆18Jun 13, 2022Updated 4 years ago
- ☆11Jul 16, 2020Updated 6 years ago
- deep version SentiBank☆12Dec 16, 2014Updated 11 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- ☆10Jul 4, 2023Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆14Jul 17, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆19Jan 5, 2020Updated 6 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- ☆20Jul 21, 2020Updated 6 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆17Oct 21, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆20Nov 3, 2016Updated 9 years ago
- Slides and material for Xilinx bootcamp☆22Aug 6, 2021Updated 5 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- An FPGA based handheld NES system built around the Spartan 6 and the Spartan Mini development board.☆33Aug 20, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Jul 28, 2022Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 7 years ago
- ☆20Aug 10, 2020Updated 6 years ago
- Get Telemetry Data from YAMCS in OpenMCT☆10Sep 15, 2017Updated 9 years ago
- ☆22Jul 16, 2020Updated 6 years ago
- PCB design for the initial prototype of OBC hardware, to interface with LaunchPad.