Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
☆30Aug 21, 2018Updated 7 years ago
Alternatives and similar repositories for Nexys-4-DDR-Ethernet-Mac
Users that are interested in Nexys-4-DDR-Ethernet-Mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 11 years ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆38Jun 7, 2022Updated 4 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 12 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- STM32 ile A'dan Z'ye Gömülü Sistemler Kursumuza ait kodlara ve dökümanlara bu repository'den ulaşabilirsiniz.☆21Jul 9, 2025Updated last year
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 10 months ago
- Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA☆28Feb 22, 2021Updated 5 years ago
- Greedy Snake game on Nexys 4 DDR with Verilog.☆31Jul 15, 2022Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 12 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- Ethernet 10GE MAC☆47Jul 17, 2014Updated 12 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- IO expansion board compatible with Digilent Arty A7☆13Aug 7, 2023Updated 2 years ago
- Eris is an open source 16 bit retrocomputer design which can be built cheaply and easily☆12Oct 4, 2021Updated 4 years ago
- xilinx的zynq开源硬件和软件☆19Aug 11, 2020Updated 5 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆103Oct 31, 2022Updated 3 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- 18-545 Fighting Meerkats☆15Dec 11, 2013Updated 12 years ago
- EtherPIPE: an Ethernet character device for packet processing☆17Dec 27, 2014Updated 11 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- A small ANSI C static library to control terminals compatible with ANSI/ISO/VT-100 control sequences.☆18May 5, 2021Updated 5 years ago
- Course Website for CS6225: Programs and Proofs @ IIT Madras☆13Apr 28, 2021Updated 5 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- FPGA-based open-source network tester☆18Aug 5, 2014Updated 11 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago