chasep255 / Nexys-4-DDR-Ethernet-MacLinks
Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
☆30Updated 6 years ago
Alternatives and similar repositories for Nexys-4-DDR-Ethernet-Mac
Users that are interested in Nexys-4-DDR-Ethernet-Mac are comparing it to the libraries listed below
Sorting:
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- round robin arbiter☆74Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI Interconnect☆49Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- ☆75Updated 10 years ago
- ☆34Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Parameterized Booth Multiplier in Verilog 2001☆50Updated 2 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- ☆10Updated 5 years ago
- Simple single-port AXI memory interface☆41Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year