Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
☆30Aug 21, 2018Updated 7 years ago
Alternatives and similar repositories for Nexys-4-DDR-Ethernet-Mac
Users that are interested in Nexys-4-DDR-Ethernet-Mac are comparing it to the libraries listed below
Sorting:
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆36Jun 7, 2022Updated 3 years ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 7 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA☆27Feb 22, 2021Updated 5 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated 3 weeks ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 5 months ago
- Ethernet 10GE MAC☆46Jul 17, 2014Updated 11 years ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆19Jan 11, 2025Updated last year
- Description of a RISC-V architecture based on MIPS 3000☆13Apr 24, 2023Updated 2 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- RISCV lock-step checker based on Spike☆14Feb 20, 2026Updated 2 weeks ago
- ☆12May 29, 2020Updated 5 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- A tiny 3-stage RISC-V core written in Chisel.☆16Apr 14, 2023Updated 2 years ago
- ☆13May 5, 2023Updated 2 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 4 years ago
- ☆12Jul 17, 2020Updated 5 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- ☆14Feb 23, 2026Updated 2 weeks ago
- 基于玄铁openc906，搭建最小化SoC系统☆18Apr 7, 2025Updated 11 months ago
- cpufuzz is a dumb, simple and portable CPU fuzzer☆11Jan 27, 2019Updated 7 years ago