Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
☆31Aug 21, 2018Updated 7 years ago
Alternatives and similar repositories for Nexys-4-DDR-Ethernet-Mac
Users that are interested in Nexys-4-DDR-Ethernet-Mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- FPGA implementation of Real-time Ethernet communication using RMII Interface☆14Sep 18, 2014Updated 11 years ago
- GameBoy Advance Zedboard Implementation☆18Dec 27, 2016Updated 9 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer☆38Jun 7, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PulseRain FP51 MCU, with peripherals☆17Mar 20, 2018Updated 8 years ago
- SDR design based on the AT86RF215 transceiver with IQ LVDS / FPGA DDR (dual-data-rate) interface☆24Jul 27, 2022Updated 3 years ago
- An HDL design for sending data over Ethernet☆50Sep 13, 2025Updated 9 months ago
- Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA☆28Feb 22, 2021Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆16Dec 2, 2018Updated 7 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- IO expansion board compatible with Digilent Arty A7☆13Aug 7, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A 32-bit Microcontroller for NEXYS4-DDR fpga based on mriscv.☆14Apr 12, 2017Updated 9 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- An Ethernet MAC conforming to IEEE 802.3☆24May 13, 2017Updated 9 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆38Oct 31, 2021Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆14Jan 21, 2022Updated 4 years ago
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A set of Wishbone Controlled SPI Flash Controllers☆102Oct 31, 2022Updated 3 years ago
- xilinx的zynq开源硬件和软件☆19Aug 11, 2020Updated 5 years ago
- Wishbone SATA Controller☆26Jun 23, 2026Updated 2 weeks ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ☆15Sep 19, 2019Updated 6 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Efficiently translating MIPS assembly language code to bit or coe code，and vice versa☆14Nov 30, 2023Updated 2 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆19Dec 2, 2020Updated 5 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆35May 25, 2026Updated last month
- Library to enable the External Memory Bus/Static Memory Controller on the Arduino Due board.☆17Jul 15, 2018Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆31Nov 20, 2018Updated 7 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- SpinalHDL components for Corundum Ethernet☆15Aug 16, 2023Updated 2 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago