Digilent / Nexys-A7-100T-OOBLinks
☆30Updated 5 years ago
Alternatives and similar repositories for Nexys-A7-100T-OOB
Users that are interested in Nexys-A7-100T-OOB are comparing it to the libraries listed below
Sorting:
- ☆13Updated 6 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Updated 2 years ago
- Vitis Model Composer Examples and Tutorials☆108Updated this week
- Source code for Zynq OLED controller☆15Updated 5 years ago
- ☆306Updated this week
- ☆150Updated 2 months ago
- RISC-V Integration for PYNQ☆177Updated 6 years ago
- Pipelined implementation of Sobel Edge Detection on OV7670 camera and on still images☆67Updated 4 years ago
- ☆14Updated 5 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Updated 4 years ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Updated 6 years ago
- Verilog for ASIC Design☆31Updated 4 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…☆95Updated 5 years ago
- Computer Vision Overlays on Pynq☆188Updated 6 years ago
- ☆234Updated 3 months ago
- DPU on PYNQ☆231Updated 3 months ago
- Board files to build Ultra 96 PYNQ image☆157Updated 2 months ago
- PYNQ support and examples for Kria SOMs☆117Updated last year
- ☆222Updated last year
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆112Updated 7 years ago
- Learn FPGA Programming, published by Packt☆197Updated last year
- ☆54Updated 6 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- Files used with hackster examples☆146Updated 5 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Updated 6 years ago
- SystemVerilog Tutorial☆180Updated 2 weeks ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated 2 years ago
- Learn about image processing with an FPGA. Video lectures explain algorithm and implementation of lane detection for automotive driving. …☆44Updated last year
- FPGA Design of a Neural Network for Color Detection☆78Updated 9 months ago