Alternatives and similar repositories for Digital_Clock

Users that are interested in Digital_Clock are comparing it to the libraries listed below

• qing-2 / CPU
  单周期 8指令 MIPS32CPU
  ☆91Updated 3 years ago
• LeiWang1999 / DigitalAlarmClock
  njtech digital design. a fpga digital alarm system with Nexys A7 100T
  ☆52Updated 6 years ago
• Tan-YiFan / DigitalLogic-Autumn2020
  复旦大学 数字逻辑与部件设计实验 2020秋
  ☆51Updated 3 years ago
• thinson / DigitalClock
  基于verilog的数字时钟，数电课程设计
  ☆38Updated 2 years ago
• suisuisi / FPGAandGames
  FPGA实现各种小游戏，学习并快乐着
  ☆75Updated 3 years ago
• wzp21142 / mips-cpu-and-microsystem
  基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…
  ☆16Updated 4 years ago
• Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition
  车牌识别,FPGA,2019全国大学生集成电路创新创业大赛
  ☆143Updated 5 years ago
• Azalea8 / riscv_cpu
  riscv指令集，单周期以及五级流水线CPU
  ☆82Updated 8 months ago
• TangtangSix / ov5640
  基于ov5640摄像头的实时显示
  ☆13Updated 3 years ago
• openFPGA666 / FpgaGuide
  分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。
  ☆647Updated 2 years ago
• fivexxxxx / image_processing
  FPGA图像处理-- 车牌定位，包括二值化，腐蚀，膨胀，sobel边缘检测，水平投影和垂直投影等
  ☆49Updated 2 years ago
• wushaoyi / FPGA_ov5640_test
  基于FPGA和ov5640的实时图像采集及灰度转换系统
  ☆17Updated last year
• kunliu7 / FPGA-based-image-processing
  Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA
  ☆15Updated 5 years ago
• y0fy / CO-lab-material-CQU
  重庆大学计算机组成原理、硬件综合设计实验材料
  ☆37Updated 4 years ago
• xupsh / Digital-Design-Lab
  ☆222Updated 4 years ago
• luyufan498 / CPU_start_from_0
  从零开始设计一个CPU (Verilog)
  ☆59Updated 4 years ago
• SinnLiu / CPU_Design_MIPS
  《CPU设计实战》学习记录及代码
  ☆13Updated last year
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆155Updated 3 years ago
• RegiaYoung / RISC-V-CPU
  记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU
  ☆14Updated 4 years ago
• MasterPu2020 / IC-design-general
  数字IC设计笔试相关的一些电路代码
  ☆12Updated 2 years ago
• Mionger / mp3-player
  MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
  ☆16Updated 6 years ago
• yuanfpga / FPGA_Learning_route
  FPGA的学习路线与书籍整理
  ☆52Updated 2 years ago
• WeitaoZhu / Integrated_Circuits_and_Semiconductor
  Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍
  ☆112Updated 3 years ago
• TCL606 / MipsPipeline
  Mips五级流水线CPU
  ☆42Updated 2 years ago
• cstutor888 / Books
  提供计算机类，人工智能，深度学习， 计算机视觉， 数字电路， 集成电路设计等各类资料图书的收集
  ☆24Updated 4 years ago
• Lyncien / RISC-V-32I
  体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器
  ☆85Updated 5 years ago
• NAOSI-DLUT / DLUT_IC_Courses
  大连理工大学集成电路学院本科课程指南
  ☆43Updated 10 months ago
• spokeyjoe / LoongArchCPU
  A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.
  ☆27Updated last year
• cebarobot / UCAS-CALab-mycpu_verify
  计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9
  ☆29Updated 4 years ago
• KooJaack / Canny-Edge-Detection-on-FPGA
  Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.
  ☆15Updated 5 years ago