DOOKNET / Digital_ClockLinks
基于FPGA的数字时钟(Modelsim仿真)
☆26Updated 7 years ago
Alternatives and similar repositories for Digital_Clock
Users that are interested in Digital_Clock are comparing it to the libraries listed below
Sorting:
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆54Updated 6 years ago
- 单周期 8指令 MIPS32CPU☆96Updated last month
- risc-v 单周期和流水线cpu设计, 基于miniRV-1指令集,语言verilog☆10Updated 2 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆54Updated 3 years ago
- 基于verilog的数字时钟,数电课程设计☆39Updated 3 years ago
- riscv指令集,单周期以及五级流水线CPU☆106Updated last year
- 同济大学22级数字逻辑大作业☆34Updated 2 months ago
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆16Updated 6 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆86Updated 6 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- FPGA实现各种小游戏,学习并快乐着☆78Updated 3 years ago
- FPGA的学习路线与书籍整理☆59Updated 2 years ago
- 基于FPGA,VGA,声音传感器与温湿度传感器实现的智 能可控数字钟。☆10Updated 5 years ago
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆723Updated 2 years ago
- Uart transport + image processing + VGA display 基于FPGA的图像处理,包括Uart和VGA☆18Updated 5 years ago
- 从零开始设计一个CPU (Verilog)☆60Updated 4 years ago
- 基于Verilog实现的三个MIPS架构CPU项目,按顺序实现了单周期,多周期以及基于多周期的微系统. Three Verilog-based MIPS CPU projects, simulate pipelined cpu based on mips instructi…☆17Updated 4 years ago
- Integrated_Circuits_and_Semiconductor 集成电路设计与半导体物理器件书籍☆136Updated 3 years ago
- 基于Verilog实现的全数字锁相环☆42Updated 4 years ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆16Updated last year