基于FPGA的数字时钟（Modelsim仿真）
☆28May 22, 2018Updated 8 years ago
Alternatives and similar repositories for Digital_Clock
Users that are interested in Digital_Clock are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于verilog的数字时钟，数电课程设计☆39Sep 30, 2022Updated 3 years ago
- ☆13Feb 1, 2022Updated 4 years ago
- The book recommendation system is a web application developed using the Java Spring Boot framework and under it's the principles of softw…☆22Jan 24, 2023Updated 3 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆15Mar 29, 2020Updated 6 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于FPGA的交通灯☆19Dec 21, 2018Updated 7 years ago
- ALINX ALTERA FPGA黑金开发学习板 CYCLONE IV 数电课设八位模型机☆13Jul 27, 2018Updated 7 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- 济勤大一下沈坚的高程作业。不支持复制粘贴，被查重了不怪我哈。希望帮助到扣头想不出作业的同学☆11Mar 17, 2025Updated last year
- ZJU_computer_network 计算机网络☆16Aug 9, 2023Updated 2 years ago
- 同济大学2019级数据库课程设计项目☆11Sep 11, 2021Updated 4 years ago
- 同济大学计算机组成原理31条指令CPU以及54条指令CPU实现（Verilog）☆15Jun 4, 2023Updated 3 years ago
- 同济大学操作系统课设——二级文件系统☆11Aug 30, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 同济大学班车app作弊器，你懂的。☆12Apr 7, 2015Updated 11 years ago
- 高中物理资料☆13Jan 13, 2020Updated 6 years ago
- Collection of virtual quantum devices☆15Feb 3, 2026Updated 4 months ago
- 同济大学22级沈坚面向对象程序设计大作业☆11Aug 31, 2024Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- 计算机图形学实验作业☆13Jan 1, 2021Updated 5 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- 基于FPGA实验板的多功能数字时钟。利用Quartus实现设计与仿真☆15May 23, 2023Updated 3 years ago
- 同济大学数字逻辑大作业：基于颜色传感器与 OV2640 摄像头的图像处理及显示系统 FPGA camera filter project for 102109 Digital Logic, Fall 2022, Tongji University.☆16Jul 21, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is a code repo for previous projects in Digital Design & Verification☆19Jan 6, 2015Updated 11 years ago
- ZJU_digital_logic_design 数字逻辑设计☆14Aug 9, 2023Updated 2 years ago
- 保研/求职latex简历模版☆38Mar 23, 2025Updated last year
- IC设计中的一些经典书籍☆13Jul 28, 2020Updated 5 years ago
- MATLAB Image Processing Toolkit with 30+ features: transforms, filtering, edge detection, enhancement + a real-time user-friendly visuali…☆14Apr 25, 2026Updated last month
- 大三计算机图形学课程设计。利用OpenGL做的一个关于田忌赛马动画，包含项目环境。☆11Nov 25, 2021Updated 4 years ago
- Project of hardware course group in Tongji University☆15Dec 26, 2019Updated 6 years ago
- 数字IC设计笔试相关的一些电路代码☆16Sep 22, 2023Updated 2 years ago
- A template for establishing a JTAG connection between the MCU and FPGA chip on the Arduino MKR Vidor 4000☆24Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 高仿大众点评webapp☆22Jan 4, 2023Updated 3 years ago
- fpga verilog risc-v rv32i cpu☆15Apr 18, 2023Updated 3 years ago
- Simulation of ODMR spectra for Nitrogen Vacancy ensembles☆14Jan 9, 2023Updated 3 years ago
- 电子科技大学，信通学院，综合课程设计，车牌定位识别，附带数据集与训练好的网络☆22Jun 3, 2020Updated 6 years ago
- 杭州电子科技大学 数电实验 工程文件及报告☆20Oct 22, 2025Updated 7 months ago
- Notes, formula sheets, and teaching materials at the Department of Bioengineering, Imperial College London☆19May 22, 2026Updated 3 weeks ago
- A lock in amplifier running on the RedPitaya's FPGA☆18Jan 29, 2019Updated 7 years ago