nikkatsa7 / HOG_Zedboard
A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Updated 6 years ago
Alternatives and similar repositories for HOG_Zedboard:
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below
- HOG + SVM on FPGA☆26Updated 4 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆50Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- ☆44Updated 6 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆50Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆25Updated 3 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- ☆19Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆91Updated last year
- ☆83Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆46Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆25Updated 8 years ago
- Pynq projects and guides☆27Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated 11 months ago
- PYNQ demo as seen at FPL 2018☆21Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago