A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Jul 21, 2018Updated 7 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Accelerate convolution neural network for face recognition using GPU☆15Nov 24, 2020Updated 5 years ago
- A easy general acc.☆18Mar 22, 2021Updated 5 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Jun 15, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆107Dec 14, 2023Updated 2 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Feb 17, 2019Updated 7 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆19Jul 17, 2013Updated 12 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆915Jul 29, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simple JPEG2000 hardware encoder☆27Sep 29, 2020Updated 5 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- My dotfiles.☆12Oct 10, 2025Updated 7 months ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 9 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Evaluation of Deep Learning Network for Embedded Systems☆14Jul 27, 2016Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- CY8CKIT-059(PSoC5LP) USB Audio with Internal DAC and I2S Dual Out☆13May 8, 2018Updated 8 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Apr 2, 2026Updated last month
- ☆11Nov 2, 2023Updated 2 years ago
- FPGA Accelerator for CNN using Vivado HLS☆341Oct 25, 2021Updated 4 years ago
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Sep 4, 2024Updated last year
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆13Feb 23, 2022Updated 4 years ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- SocketCAN for Qt☆17Sep 16, 2016Updated 9 years ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- ☆10Nov 3, 2020Updated 5 years ago
- zedboard上基于FPGA+ARM的人脸识别智能监控系统。关键词：linux，zedboard，arm，fpga，人脸检测，人脸识别。☆65Jun 7, 2016Updated 9 years ago
- ☆16Sep 26, 2022Updated 3 years ago