nikkatsa7 / HOG_ZedboardView external linksLinks
A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Jul 21, 2018Updated 7 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below
Sorting:
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 7 years ago
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- HOG + SVM on FPGA☆27Dec 16, 2020Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Accelerate convolution neural network for face recognition using GPU☆13Nov 24, 2020Updated 5 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- High-througput logic analyzer for FPGA☆16Oct 8, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆42Dec 1, 2019Updated 6 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Jun 15, 2020Updated 5 years ago
- A easy general acc.☆18Mar 22, 2021Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- ☆19Aug 25, 2017Updated 8 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Dec 14, 2023Updated 2 years ago
- Vivado build system☆70Dec 8, 2025Updated 2 months ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆890Jul 29, 2024Updated last year
- ☆34Nov 26, 2019Updated 6 years ago
- Using microcontrollers to create Bluetooth sensors for the science classroom☆12May 8, 2025Updated 9 months ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 4 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Nov 21, 2024Updated last year
- Files used with hackster examples☆149Aug 3, 2020Updated 5 years ago
- Test the chess rust library provided by jordanbray/chess☆12Apr 8, 2025Updated 10 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- ☆13Jan 22, 2026Updated 3 weeks ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- tcl scripts used to build or generate vivado projects automatically☆34Jun 30, 2023Updated 2 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- ☆76Jul 27, 2022Updated 3 years ago
- FPGA Accelerator for CNN using Vivado HLS☆331Oct 25, 2021Updated 4 years ago