nikkatsa7 / HOG_ZedboardLinks
A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Updated 7 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below
Sorting:
- ☆47Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆61Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- 文档编写☆13Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- ☆84Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Caffe to VHDL☆68Updated 5 years ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆52Updated 5 years ago
- ☆66Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆26Updated 4 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆184Updated 8 years ago
- ☆19Updated 6 years ago
- ☆118Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago