nikkatsa7 / HOG_ZedboardLinks
A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Updated 7 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below
Sorting:
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- ☆47Updated 7 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- 文档编写☆13Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆50Updated 5 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆45Updated 6 years ago
- ☆84Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- Pynq projects and guides☆28Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆60Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 7 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆52Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- HOG + SVM on FPGA☆27Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago