nikkatsa7 / HOG_ZedboardLinks
A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Updated 7 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆47Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆59Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆74Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- ☆84Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆50Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆23Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- 文档编写☆13Updated 4 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- ☆19Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 7 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- ☆130Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Updated 6 years ago