A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Jul 21, 2018Updated 8 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 8 years ago
- HOG + SVM on FPGA☆28Dec 16, 2020Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- Accelerate convolution neural network for face recognition using GPU☆15Nov 24, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA implementation of Canny edge detection by using Vivado HLS☆57Jun 11, 2019Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆108Dec 14, 2023Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- A MATLAB implementation of JPEG 2000 Part 1 and Part 15 (HTJ2K) that complies with the conformance testing defined in JPEG 2000 Part 4. T…☆15Apr 24, 2023Updated 3 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆44Feb 17, 2019Updated 7 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆920Jul 29, 2024Updated 2 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆20Jul 17, 2013Updated 13 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- rv6 is a kernel & operating system written entirely in rust.☆11Nov 7, 2019Updated 6 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- This is a step by step guide to build OpenCV with Extra Modules for Python (Anaconda) for Windows without errors. Paticularly, I will use…☆14Mar 30, 2020Updated 6 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 5 years ago
- Evaluation of Deep Learning Network for Embedded Systems☆14Jul 27, 2016Updated 10 years ago
- 平头哥无剑100开源SoC平台（双核E902，安 全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆23Sep 2, 2023Updated 2 years ago
- CY8CKIT-059(PSoC5LP) USB Audio with Internal DAC and I2S Dual Out☆13May 8, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆14Feb 23, 2022Updated 4 years ago
- ☆11Nov 2, 2023Updated 2 years ago
- An exact Bayesian network structure learning software based on dynamic programming.☆14Updated this week
- SCU Firmware (based on Chromium EC) for embedded USRP Devices. Report issues on the UHD repository!☆15Sep 4, 2024Updated last year
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- A simple JPEG2000 hardware encoder☆29Sep 29, 2020Updated 5 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- original 8bit CPU of ICF3-Z☆12Feb 20, 2020Updated 6 years ago
- Analog Devices IMU/ADcmXL Evaluation GUI built on the iSensor-FX3-API (for EVAL-ADIS-FX3 board)☆14May 4, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AES implementation on FPGA☆13Apr 17, 2016Updated 10 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- ☆16Sep 26, 2022Updated 3 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- 踊るうんこのgif画像を生成します。☆17May 7, 2022Updated 4 years ago