nikkatsa7 / HOG_ZedboardLinks
A real time Histogram of Oriented Gradients Implementation on FPGA
☆32Updated 6 years ago
Alternatives and similar repositories for HOG_Zedboard
Users that are interested in HOG_Zedboard are comparing it to the libraries listed below
Sorting:
- HOG + SVM on FPGA☆26Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 7 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆57Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- PYNQ demo as seen at FPL 2018☆21Updated 4 years ago
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 6 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆51Updated 6 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Updated version of the XUP Workshops☆18Updated 6 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- ☆46Updated 7 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 6 years ago
- Caffe to VHDL☆67Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago