nikkatsa7 / HOG_Zedboard
A real time Histogram of Oriented Gradients Implementation on FPGA
☆30Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for HOG_Zedboard
- HOG + SVM on FPGA☆25Updated 3 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆98Updated 4 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆25Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- Vivado HLS code for object detection using MOG, opening and closing operations and BLOB detection☆6Updated 5 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆37Updated 7 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆79Updated last year
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆28Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- ☆26Updated 6 years ago
- MIPI CSI-2 RX☆29Updated 3 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆49Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- Pynq projects and guides☆27Updated 6 years ago
- ☆53Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Build an open source, extremely simple DMA.☆19Updated 5 years ago