yusanshi / Greedy-Snake-VerilogView external linksLinks
Greedy Snake game on Nexys 4 DDR with Verilog.
☆30Jul 15, 2022Updated 3 years ago
Alternatives and similar repositories for Greedy-Snake-Verilog
Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below
Sorting:
- 数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。☆15Jan 27, 2016Updated 10 years ago
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆16Feb 11, 2019Updated 7 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆54Jun 11, 2019Updated 6 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Chinese word segmentation implemented with art-of-state architecture☆12Dec 13, 2017Updated 8 years ago
- tetris game on FPGA☆15Jun 5, 2016Updated 9 years ago
- 同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏☆14May 27, 2020Updated 5 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆31Nov 20, 2018Updated 7 years ago
- 中科大教务系统刷课 Python 小脚本。☆32Sep 28, 2021Updated 4 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- ☆15Apr 19, 2017Updated 8 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- specs & benchmarks for the ZPrize 3 - High Throughput Signature Verification☆10Oct 9, 2023Updated 2 years ago
- ☆12Jul 17, 2020Updated 5 years ago
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- ☆11Jan 21, 2019Updated 7 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- 浙江大学 2023 学年秋冬学期《数字逻辑设计》实验文档。☆12Jan 11, 2024Updated 2 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Democratizing AlphaFold3: an PyTorch reimplementation to accelerate protein structure prediction☆55Dec 16, 2024Updated last year
- Haidar's Web Page☆13Oct 9, 2024Updated last year
- SpinalHDL AdderNet MNIST☆11Feb 26, 2021Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- ☆13Sep 24, 2023Updated 2 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 4 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago