yusanshi / Greedy-Snake-Verilog
Greedy Snake game on Nexys 4 DDR with Verilog.
☆23Updated 2 years ago
Alternatives and similar repositories for Greedy-Snake-Verilog:
Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆110Updated 4 years ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆72Updated 5 years ago
- 记录一下夏季学期计算机设计与实践课上写的RISC-V单周期CPU和RISC-V五级流水线CPU☆12Updated 3 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写CPU》实现,开发板为Nexys4 DDR☆33Updated last year
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆18Updated 6 years ago
- riscv指令集,单周期以及五级流水线CPU☆47Updated 2 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆129Updated 9 months ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆22Updated 9 months ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆26Updated 3 years ago
- CQU Dual Issue Machine☆35Updated 9 months ago
- a simple riscv cpu☆22Updated 2 years ago
- ☆61Updated last year
- ☆59Updated 3 months ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆46Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 10 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- FPGA实现各种小游戏,学习并快乐着☆69Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆144Updated 6 years ago
- Open IP in Hardware Description Language.☆19Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.☆57Updated 4 years ago
- ☆79Updated last month
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆35Updated 4 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- MIPS 57条指令五级流水线cpu (verilog实现+详细注释)☆11Updated 3 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆14Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- 用verilog设计8位cpu☆7Updated 4 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆22Updated last year