Greedy Snake game on Nexys 4 DDR with Verilog.
☆30Jul 15, 2022Updated 3 years ago
Alternatives and similar repositories for Greedy-Snake-Verilog
Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。☆15Jan 27, 2016Updated 10 years ago
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆16Feb 11, 2019Updated 7 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆16Dec 2, 2018Updated 7 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆54Jun 11, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆15Apr 19, 2017Updated 9 years ago
- A simple game written in Verilog HDL language and display on the VGA screen.☆28Oct 6, 2019Updated 6 years ago
- Chinese word segmentation implemented with art-of-state architecture☆12Dec 13, 2017Updated 8 years ago
- specs & benchmarks for the ZPrize 3 - High Throughput Signature Verification☆10Oct 9, 2023Updated 2 years ago
- a verilog snake game program☆10Oct 13, 2022Updated 3 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- tetris game on FPGA☆14Jun 5, 2016Updated 9 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆31Aug 21, 2018Updated 7 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Pong game on an FPGA in Verilog.☆58Feb 8, 2012Updated 14 years ago
- three.js的元素周期表_自动旋转&&投票&&签到动画 效果☆11Apr 30, 2019Updated 6 years ago
- BAT KEM/Signature Reference Implementation☆23Dec 28, 2021Updated 4 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 2 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Direct Access Memory for MPSoC☆13Apr 10, 2026Updated last week
- Fiddling with aarch64 exception levels on a Raspberry Pi 3.☆19Nov 16, 2021Updated 4 years ago
- GoWin FPGA implement nes/fc☆14Sep 22, 2023Updated 2 years ago
- ☆13Jun 9, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated last year
- Democratizing AlphaFold3: an PyTorch reimplementation to accelerate protein structure prediction☆56Dec 16, 2024Updated last year
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- a FPGA tank game for ZJU Digital logic design☆10Jan 17, 2021Updated 5 years ago
- Algorithms for matrix matrix multiplication, dgemm, AVX-256, AVX-512☆24Jan 15, 2025Updated last year
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- 使用百度图像识别接口的微信小程序☆13Dec 23, 2022Updated 3 years ago
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This repository is used to store RTL code for combining a single video source from multiple video sources.☆18Oct 28, 2024Updated last year
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 7 years ago
- 同济大学CS《数据库系统原理》课程设计: 股票交易系统TongJi University CS database assignment: stock-system☆12May 18, 2023Updated 2 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- ☆13Sep 24, 2023Updated 2 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago
- 同济大学班车app作弊器，你懂的。☆13Apr 7, 2015Updated 11 years ago