Greedy Snake game on Nexys 4 DDR with Verilog.
☆31Jul 15, 2022Updated 4 years ago
Alternatives and similar repositories for Greedy-Snake-Verilog
Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。☆15Jan 27, 2016Updated 10 years ago
- FPGA-based ball-maze game, Digital Logic Design course project.☆11Sep 25, 2018Updated 7 years ago
- MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)☆16Feb 11, 2019Updated 7 years ago
- Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.☆19Dec 1, 2014Updated 11 years ago
- ☆16Apr 19, 2017Updated 9 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK☆15Dec 2, 2018Updated 7 years ago
- A simple game written in Verilog HDL language and display on the VGA screen.☆28Oct 6, 2019Updated 6 years ago
- Chinese word segmentation implemented with art-of-state architecture☆12Dec 13, 2017Updated 8 years ago
- tetris game on FPGA☆14Jun 5, 2016Updated 10 years ago
- Ethernet MAC for the Digilent Nexys 4 DDR FPGA.☆30Aug 21, 2018Updated 7 years ago
- My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University☆12May 14, 2017Updated 9 years ago
- 同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏☆14May 27, 2020Updated 6 years ago
- Pong game on an FPGA in Verilog.☆60Feb 8, 2012Updated 14 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- three.js的元素周期表_自动旋转&&投票&&签到动画效果☆11Apr 30, 2019Updated 7 years ago
- ☆12May 8, 2022Updated 4 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- GoWin FPGA implement nes/fc☆15Sep 22, 2023Updated 2 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- GrafEq keygen by IDA☆15Dec 29, 2021Updated 4 years ago
- a FPGA tank game for ZJU Digital logic design☆10Jan 17, 2021Updated 5 years ago
- Nexys 4 DDR Artix-7☆11Jun 15, 2018Updated 8 years ago
- Flappy Bird on Verilog☆16Jun 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- ☆13Jun 9, 2022Updated 4 years ago
- Source code for "Distraction-based Neural Models for Document Summarization" runnable on GPU and CPU.☆15May 22, 2018Updated 8 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- ☆12Jul 17, 2020Updated 6 years ago
- 使用百度图像识别接口的微信小程序☆13Dec 23, 2022Updated 3 years ago
- Haidar's Web Page☆13Oct 9, 2024Updated last year
- This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog☆30Nov 20, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Jul 17, 2020Updated 6 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- ☆13Sep 24, 2023Updated 2 years ago
- 本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示☆13Dec 22, 2019Updated 6 years ago
- 同济大学2019级数据库课程设计项目☆11Sep 11, 2021Updated 4 years ago
- 同济大学 数据库课设 TJU Database Curriculum Project☆10May 30, 2020Updated 6 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Nov 27, 2022Updated 3 years ago