yusanshi/Greedy-Snake-Verilog external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

yusanshi/Greedy-Snake-Verilog

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/yusanshi/Greedy-Snake-Verilog)

Close

yusanshi / Greedy-Snake-VerilogView on GitHubMore

• External links
• Readme badge

Greedy Snake game on Nexys 4 DDR with Verilog.

☆31Jul 15, 2022Updated 4 years ago

Alternatives and similar repositories for Greedy-Snake-Verilog

Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• likaihz / Greedy_Snake

  View on GitHub
  数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。
  ☆15Jan 27, 2016Updated 10 years ago
• Mionger / mp3-player

  View on GitHub
  MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
  ☆16Feb 11, 2019Updated 7 years ago
• Lyukx / ShootingGame-FPGA

  View on GitHub
  Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.
  ☆19Dec 1, 2014Updated 11 years ago
• mohamedAlmorsi / snake-game-FPGA-Verilog

  View on GitHub
  ☆16Apr 19, 2017Updated 9 years ago
• TurtleTaco / Xilinx-Deep-Learning-Nexys4

  View on GitHub
  Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK
  ☆16Dec 2, 2018Updated 7 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• hankshyu / SnakeGame

  View on GitHub
  a verilog snake game program
  ☆11Oct 13, 2022Updated 3 years ago
• Wujh1995 / Verilog-VGA-game

  View on GitHub
  A simple game written in Verilog HDL language and display on the VGA screen.
  ☆28Oct 6, 2019Updated 6 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 7 years ago
• chasep255 / Nexys-4-DDR-Ethernet-Mac

  View on GitHub
  Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
  ☆30Aug 21, 2018Updated 7 years ago
• tsreaper / verilog-gobang-game-with-ai

  View on GitHub
  My project for the course "Logic and Computer Design Fundamentals"(LCDF) in Zhejiang University
  ☆12May 14, 2017Updated 9 years ago
• bogini / Pong

  View on GitHub
  Pong game on an FPGA in Verilog.
  ☆60Feb 8, 2012Updated 14 years ago
• sxin0 / three_periodictable

  View on GitHub
  three.js的元素周期表_自动旋转&&投票&&签到动画效果
  ☆11Apr 30, 2019Updated 7 years ago
• zilongxyx / ARM_Cortex-M0-on-FPGA

  View on GitHub
  【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目
  ☆22Jul 13, 2024Updated 2 years ago
• Nimausfi / UVM_RAL_DMA

  View on GitHub
  ☆12May 8, 2022Updated 4 years ago
• GPU virtual machines on DigitalOcean Gradient AI • Ad
  Get to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
• PacoReinaCampo / MPSoC-DMA

  View on GitHub
  Direct Access Memory for MPSoC
  ☆13Jun 16, 2026Updated last month
• FPGAGroup / gowinnes

  View on GitHub
  GoWin FPGA implement nes/fc
  ☆15Sep 22, 2023Updated 2 years ago
• Maoyao233 / MIPS_0_to_54

  View on GitHub
  Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.
  ☆10Mar 20, 2021Updated 5 years ago
• stratoes / FPGA-edge_detect

  View on GitHub
  Nexys 4 DDR Artix-7
  ☆11Jun 15, 2018Updated 8 years ago
• alexswo / FlappyBird

  View on GitHub
  Flappy Bird on Verilog
  ☆16Jun 6, 2023Updated 3 years ago
• briansune / Artix-7-PCIE-Riffa

  View on GitHub
  ☆13Jun 9, 2022Updated 4 years ago
• yayouz / CNN-accelerator

  View on GitHub
  DMA controller for CNN accelerator
  ☆15May 22, 2017Updated 9 years ago
• CMUAbstract / Rocket-Chip-RoCC

  View on GitHub
  This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.
  ☆12Aug 19, 2018Updated 7 years ago
• Digilent / Nexys-A7-100T-Keyboard

  View on GitHub
  ☆12Jul 17, 2020Updated 6 years ago
• Managed Database hosting by DigitalOcean • Ad
  PostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
• ZHJ0125 / ImageMaster

  View on GitHub
  使用百度图像识别接口的微信小程序
  ☆13Dec 23, 2022Updated 3 years ago
• jonlwowski012 / OV7670_NEXYS4_Verilog

  View on GitHub
  This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog
  ☆31Nov 20, 2018Updated 7 years ago
• Digilent / Nexys-A7-100T-GPIO

  View on GitHub
  ☆14Jul 17, 2020Updated 6 years ago
• lowRISC / lowrisc-fpga

  View on GitHub
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆55Oct 2, 2019Updated 6 years ago
• chasecjg / yolov1

  View on GitHub
  ☆13Sep 24, 2023Updated 2 years ago
• Journey111 / MXNet-Faster-RCNN

  View on GitHub
  本项目是利用Faster-RCNN算法对目标进行识别与分类。深度学习框架是MXNet，迁移训练和fine-tuning的模型是VGG16和ResNet-101两个模型。语言是python和pyqt。用pyqt简单的做了一个操作界面。界面如图show.png所示
  ☆13Dec 22, 2019Updated 6 years ago
• zb2313 / DB-frontend

  View on GitHub
  同济大学2019级数据库课程设计项目
  ☆11Sep 11, 2021Updated 4 years ago
• skyleaworlder / ProTJec

  View on GitHub
  同济大学 数据库课设 TJU Database Curriculum Project
  ☆10May 30, 2020Updated 6 years ago
• guoylyy / tj-bus-cheat

  View on GitHub
  同济大学班车app作弊器，你懂的。
  ☆12Apr 7, 2015Updated 11 years ago
• Wordpress hosting with auto-scaling - Free Trial Offer • Ad
  Fully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
• jinhwindy / MIPS_CPU

  View on GitHub
  同济的计算机组成原理实验要求的54条指令CPU
  ☆13Feb 27, 2020Updated 6 years ago
• ucb-bar / esp-isa-sim

  View on GitHub
  Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project
  ☆17Nov 27, 2022Updated 3 years ago
• opensocdebug / osd-hw

  View on GitHub
  Open SoC Debug Hardware Reference Implementation
  ☆16Jul 15, 2019Updated 7 years ago
• kdurant / axi-ddr3

  View on GitHub
  学习AXI接口，以及xilinx DDR3 IP使用
  ☆40Mar 6, 2017Updated 9 years ago
• ljl0222 / SecondFileSystem

  View on GitHub
  同济大学操作系统课设——二级文件系统
  ☆11Aug 30, 2021Updated 4 years ago
• lingbai-kong / stock-system

  View on GitHub
  同济大学CS《数据库系统原理》课程设计: 股票交易系统TongJi University CS database assignment: stock-system
  ☆12May 18, 2023Updated 3 years ago
• MongooseOrion / Multi_Channel_Image_Splicing

  View on GitHub
  This repository is used to store RTL code for combining a single video source from multiple video sources.
  ☆18Oct 28, 2024Updated last year