yusanshi/Greedy-Snake-Verilog external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

yusanshi/Greedy-Snake-Verilog

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/yusanshi/Greedy-Snake-Verilog)

Close

yusanshi / Greedy-Snake-VerilogView on GitHubMore

• External links
• Readme badge

Greedy Snake game on Nexys 4 DDR with Verilog.

☆30Jul 15, 2022Updated 3 years ago

Alternatives and similar repositories for Greedy-Snake-Verilog

Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below

• likaihz / Greedy_Snake

  View on GitHub
  数字逻辑课程设计，在Spartan-3的板上实现一个贪吃蛇的小游戏。
  ☆15Jan 27, 2016Updated 10 years ago
• LeiWang1999 / DigitalAlarmClock

  View on GitHub
  njtech digital design. a fpga digital alarm system with Nexys A7 100T
  ☆54Jun 11, 2019Updated 6 years ago
• TurtleTaco / Xilinx-Deep-Learning-Nexys4

  View on GitHub
  Implemented Darius IP (originally target PYNQ) of convolution and maxpool on Xilinx FPGA with SDK
  ☆15Dec 2, 2018Updated 7 years ago
• open-dv / dma_axi

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• hanchenye / FPGA-tetris

  View on GitHub
  tetris game on FPGA
  ☆15Jun 5, 2016Updated 9 years ago
• pengchengwei54610 / Digital-Logic-BIG-HW

  View on GitHub
  同济大学2018级数字逻辑大作业：基于键盘与VGA显示屏实现的小游戏
  ☆14May 27, 2020Updated 5 years ago
• jonlwowski012 / OV7670_NEXYS4_Verilog

  View on GitHub
  This code is used to connect the OV7670 Camera to a NEXYS4 and then display the image on a monitor in Verilog
  ☆31Nov 20, 2018Updated 7 years ago
• chasep255 / Nexys-4-DDR-Ethernet-Mac

  View on GitHub
  Ethernet MAC for the Digilent Nexys 4 DDR FPGA.
  ☆30Aug 21, 2018Updated 7 years ago
• Nimausfi / UVM_RAL_DMA

  View on GitHub
  ☆11May 8, 2022Updated 3 years ago
• wzc810049078 / SRT-4-DIVISION

  View on GitHub
  RADIX-4 SRT division
  ☆12Oct 31, 2019Updated 6 years ago
• zilongxyx / ARM_Cortex-M0-on-FPGA

  View on GitHub
  【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目
  ☆21Jul 13, 2024Updated last year
• mohamedAlmorsi / snake-game-FPGA-Verilog

  View on GitHub
  ☆15Apr 19, 2017Updated 8 years ago
• riscvarchive / riscv-zfinx

  View on GitHub
  ☆12Feb 15, 2024Updated 2 years ago
• fukatani / systemverilog2verilog

  View on GitHub
  Converting systemverilog to verilog.
  ☆10Feb 15, 2018Updated 8 years ago
• kdurant / axi-ddr3

  View on GitHub
  学习AXI接口，以及xilinx DDR3 IP使用
  ☆40Mar 6, 2017Updated 9 years ago
• freechipsproject / chisel-coverage

  View on GitHub
  A coverage library for Chisel designs
  ☆11Mar 12, 2020Updated 5 years ago
• MongooseOrion / Multi_Channel_Image_Splicing

  View on GitHub
  This repository is used to store RTL code for combining a single video source from multiple video sources.
  ☆18Oct 28, 2024Updated last year
• opensocdebug / osd-hw

  View on GitHub
  Open SoC Debug Hardware Reference Implementation
  ☆16Jul 15, 2019Updated 6 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• Digilent / Nexys-A7-100T-Keyboard

  View on GitHub
  ☆12Jul 17, 2020Updated 5 years ago
• wallento / wb2axi

  View on GitHub
  Wishbone to ARM AMBA 4 AXI
  ☆16May 25, 2019Updated 6 years ago
• asinghani / pifive-cpu

  View on GitHub
  RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator
  ☆10Dec 29, 2021Updated 4 years ago
• kendryte / caffe-workspace

  View on GitHub
  ☆11Jan 21, 2019Updated 7 years ago
• yportne13 / spinalAdderNetMNIST

  View on GitHub
  SpinalHDL AdderNet MNIST
  ☆11Feb 26, 2021Updated 5 years ago
• nullromo / compression-accelerator

  View on GitHub
  Implementation of the Snappy compression algorithm as a RoCC accelerator
  ☆12Jul 29, 2019Updated 6 years ago
• ZLXT / SpinalHDL-MIPS

  View on GitHub
  Translate the source code of Veriog version to Spinalhdl version
  ☆10Jul 1, 2021Updated 4 years ago
• sutajiokousagi / betrusted-soc

  View on GitHub
  betrusted.io main SoC design
  ☆14Jan 30, 2020Updated 6 years ago
• Chlorophytus / broccoli

  View on GitHub
  A soft multimedia/graphics processor prototype in Chisel 3
  ☆11May 3, 2023Updated 2 years ago
• Imiloin / PacGoc

  View on GitHub
  PC-side code for PacGoc, enterprise grand prize-winning work at PangoMirco Cup CICC 2024. [第八届集创赛紫光同创杯企业大奖获奖作品]
  ☆18Oct 12, 2024Updated last year
• NOP-Processor / NOP-SoC

  View on GitHub
  System-on-chip design for NOP in NSCSCC 2023.
  ☆12Aug 21, 2023Updated 2 years ago
• dhanna11 / OpenGPU

  View on GitHub
  ☆11Feb 16, 2019Updated 7 years ago
• rindPHI / FSAUtils

  View on GitHub
  Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects
  ☆14Feb 4, 2019Updated 7 years ago
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• jerryz123 / onnx-halide

  View on GitHub
  A Halide backend for ONNX
  ☆12Nov 5, 2019Updated 6 years ago
• IBM / rocc-software

  View on GitHub
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Jul 14, 2020Updated 5 years ago
• freecores / dma_ahb

  View on GitHub
  AHB DMA 32 / 64 bits
  ☆59Jul 17, 2014Updated 11 years ago
• stratoes / FPGA-edge_detect

  View on GitHub
  Nexys 4 DDR Artix-7
  ☆11Jun 15, 2018Updated 7 years ago
• ucb-bar / midas-examples

  View on GitHub
  Simple MIDAS Examples
  ☆12Nov 25, 2018Updated 7 years ago
• nhynes / chisel3-axi

  View on GitHub
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Dec 31, 2018Updated 7 years ago