yusanshi / Greedy-Snake-VerilogLinks
Greedy Snake game on Nexys 4 DDR with Verilog.
☆28Updated 3 years ago
Alternatives and similar repositories for Greedy-Snake-Verilog
Users that are interested in Greedy-Snake-Verilog are comparing it to the libraries listed below
Sorting:
- 【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。☆116Updated 5 years ago
- njtech digital design. a fpga digital alarm system with Nexys A7 100T☆48Updated 6 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆29Updated 4 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 4 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆51Updated 3 years ago
- ☆70Updated 2 years ago
- ☆79Updated 4 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache,分支预测器☆84Updated 5 years ago
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆16Updated last year
- 2022年龙芯杯个人赛 单发射110M(含icache)☆49Updated 3 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- ☆86Updated this week
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆27Updated last year
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆151Updated 6 years ago
- ☆18Updated 2 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- ☆66Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- 实现一个基础但功能完善的计算机系统,根据《自己动手写CPU》实现,开发板为Nexys4 DDR☆34Updated last year
- ☆223Updated 4 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆22Updated 2 years ago
- ☆67Updated 6 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 6 years ago
- ☆20Updated last year