vision-agh / gcnn-dvs-fpgaLinks
Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs
☆16Updated 2 months ago
Alternatives and similar repositories for gcnn-dvs-fpga
Users that are interested in gcnn-dvs-fpga are comparing it to the libraries listed below
Sorting:
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 8 months ago
- SNN on FPGA☆12Updated 3 years ago
- ☆17Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- ☆20Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆43Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆71Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆203Updated 6 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆22Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆25Updated 5 years ago
- Original DVS128 Gesture Dataset in PyTorch☆12Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆84Updated 4 months ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆19Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- ☆94Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆60Updated last year
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- ☆28Updated 3 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Spiking Neural Network Accelerator☆15Updated 3 years ago