IEEE 802.11 OFDM-based transceiver system
☆49Dec 15, 2017Updated 8 years ago
Alternatives and similar repositories for OFDM_802_11
Users that are interested in OFDM_802_11 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IEEE 802.16 OFDM-based transceiver system☆34Jul 21, 2019Updated 7 years ago
- ☆17Dec 15, 2017Updated 8 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆481Jan 29, 2023Updated 3 years ago
- OFDM modem☆16Jul 17, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆21Feb 8, 2017Updated 9 years ago
- In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY…☆28Dec 17, 2020Updated 5 years ago
- ☆22Jun 15, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the …☆19Dec 29, 2016Updated 9 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆64Jul 16, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- ☆17Jul 10, 2023Updated 3 years ago
- The conventional decision feedback equalizer☆22Dec 29, 2020Updated 5 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 8 years ago
- ☆14Feb 14, 2022Updated 4 years ago
- GitHub Repository for iotSDR open source material☆38Feb 28, 2024Updated 2 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 9 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆900Sep 23, 2025Updated 11 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Software-Hardware Implementation of IEEE 802.11a Wifi Standard☆14Apr 17, 2023Updated 3 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- spi memory controller☆24Jan 5, 2017Updated 9 years ago
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆142Apr 16, 2020Updated 6 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆51Jul 4, 2019Updated 7 years ago
- ESP8266/ESP32 DNS Server☆10Sep 10, 2017Updated 9 years ago
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated 2 years ago
- A hardware MJPEG encoder and RTP transmitter☆49Jan 15, 2020Updated 6 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simple Operating System for Smartcard Education☆13Mar 28, 2014Updated 12 years ago
- Non Binary-LDPC sum-product decoder (flooding and layered) using FFT (QSPA-FFT)☆17Jun 25, 2025Updated last year
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- A simple OFDM Radar implementation☆56Jan 18, 2022Updated 4 years ago
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago
- ☆30Feb 21, 2024Updated 2 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆133Feb 24, 2026Updated 6 months ago