phthinh / OFDM_802_11Links
IEEE 802.11 OFDM-based transceiver system
☆34Updated 7 years ago
Alternatives and similar repositories for OFDM_802_11
Users that are interested in OFDM_802_11 are comparing it to the libraries listed below
Sorting:
- Verilog实现OFDM基带☆43Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆35Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆67Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- IEEE 802.16 OFDM-based transceiver system☆24Updated 5 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆49Updated 2 years ago
- ☆14Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- ☆15Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆104Updated 11 months ago
- Polar Codes Implementation on Vhdl☆13Updated 9 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- NMS_decode☆13Updated 4 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆50Updated 7 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 4 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS☆22Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- 最小和算法实现☆10Updated 4 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆113Updated 2 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK☆15Updated 6 years ago
- LDPC编码解码matlab代码和Verilog代码及资料☆46Updated 6 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- My code repositry for common use.☆22Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago