IEEE 802.11 OFDM-based transceiver system
☆44Dec 15, 2017Updated 8 years ago
Alternatives and similar repositories for OFDM_802_11
Users that are interested in OFDM_802_11 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Dec 15, 2017Updated 8 years ago
- IEEE 802.16 OFDM-based transceiver system☆30Jul 21, 2019Updated 6 years ago
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆466Jan 29, 2023Updated 3 years ago
- OFDM modem☆16Jul 17, 2014Updated 11 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Design a new OFDM synchronization algorithm, and implement it with both Matlab and Verilog.☆19Feb 8, 2017Updated 9 years ago
- ☆18Jun 15, 2022Updated 3 years ago
- In this repo, an OFDM communication system is realized using Matlab. The system represents a simplified version of the WiFi (802.11) PHY…☆25Dec 17, 2020Updated 5 years ago
- Using the Quartus II software, a OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the d…☆15Dec 29, 2016Updated 9 years ago
- Verilog实现OFDM基带☆45Jan 22, 2016Updated 10 years ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆59Jan 28, 2026Updated 3 months ago
- ☆10Nov 14, 2022Updated 3 years ago
- ☆17Jul 10, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PNG encoder, implemented in VHDL☆23Mar 30, 2024Updated 2 years ago
- Maximum likelihood sequence estimation (MLSE) using the Viterbi algorithm☆17Feb 5, 2021Updated 5 years ago
- The conventional decision feedback equalizer☆20Dec 29, 2020Updated 5 years ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 2 months ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 5 months ago
- open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware☆856Sep 23, 2025Updated 7 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Driving the OLED display on the ZedBoard☆23Jan 30, 2020Updated 6 years ago
- Software-Hardware Implementation of IEEE 802.11a Wifi Standard☆14Apr 17, 2023Updated 3 years ago
- Enable your Pluto SDR to become a stand-alone OFDM transceiver with batman-adv mesh network routing capabilities☆135Apr 16, 2020Updated 6 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- 100BASE-FX Transmitter on RP2040☆24Aug 16, 2024Updated last year
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 5 years ago
- ESP8266/ESP32 DNS Server☆10Sep 10, 2017Updated 8 years ago
- The Heterogeneous Radio Mobile Simulator☆62Apr 14, 2026Updated 2 weeks ago
- A hardware MJPEG encoder and RTP transmitter☆47Jan 15, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆49Jul 4, 2019Updated 6 years ago
- A LADSPA plugin for multiband compression, which uses Linkwitz-Riley filters for the frequency splits. This is an extension of my compre…☆12Jun 19, 2020Updated 5 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- PyTorch implementation of OFDM building blocks for experimenting with PlutoSDR for over the air transmissions. AIML experiments for PHY-p…☆18Sep 16, 2025Updated 7 months ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 10 years ago
- Non Binary-LDPC sum-product decoder (flooding and layered) using FFT (QSPA-FFT)☆17Jun 25, 2025Updated 10 months ago
- Advanced O-QPSK demodulator module for GNU Radio☆14Dec 15, 2022Updated 3 years ago