darshangm92 / Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-boardLinks
Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing …
☆17Updated 8 years ago
Alternatives and similar repositories for Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board
Users that are interested in Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board are comparing it to the libraries listed below
Sorting:
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated last week
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- Playground for implementing LDPC codes on FPGA☆16Updated 2 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- ☆14Updated 7 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- ☆16Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- My code repositry for common use.☆22Updated 3 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Low Density Parity Check Decoder☆16Updated 8 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆13Updated 8 months ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- ☆18Updated 3 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆14Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago