darshangm92 / Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board
Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing …
☆17Updated 8 years ago
Alternatives and similar repositories for Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board:
Users that are interested in Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board are comparing it to the libraries listed below
- IEEE 802.16 OFDM-based transceiver system☆23Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- ☆13Updated 7 years ago
- ☆15Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆57Updated 5 years ago
- 软件无线电,使用FPGA进行正交解调。☆20Updated 6 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆12Updated 6 months ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆52Updated last year
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- Toy OFDM Communication System with FPGA☆12Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆65Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆47Updated last year
- DSP University Project - Matlab, Simulations, and Verilog Files☆11Updated 5 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Using Software Designed Radio to transmit & receive FM signal☆45Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- Low Density Parity Check Decoder☆15Updated 8 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated last month
- Verilog IP Cores & Tests☆13Updated 6 years ago
- ☆18Updated last year
- Sythesizable, modular Verilog implementation of 802.11 OFDM decoder.☆112Updated last month
- My code repositry for common use.☆22Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- The implementation of AD9371 on KC705☆20Updated 5 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆69Updated 10 months ago