darshangm92 / Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-boardLinks
Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing …
☆17Updated 8 years ago
Alternatives and similar repositories for Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board
Users that are interested in Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board are comparing it to the libraries listed below
Sorting:
- IEEE 802.16 OFDM-based transceiver system☆25Updated 5 years ago
- IEEE 802.11 OFDM-based transceiver system☆34Updated 7 years ago
- ☆14Updated 7 years ago
- Verilog实现OFDM基带☆44Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆38Updated 8 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- ☆16Updated 3 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆69Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Updated 2 weeks ago
- My code repositry for common use.☆22Updated 3 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆38Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆58Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Low Density Parity Check Decoder☆16Updated 8 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆34Updated 3 years ago
- Using Software Designed Radio to transmit & receive FM signal☆46Updated 7 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆15Updated 4 years ago
- FMCW Radar verilog project☆32Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago