darshangm92 / Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board
Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing …
☆17Updated 8 years ago
Alternatives and similar repositories for Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board:
Users that are interested in Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board are comparing it to the libraries listed below
- IEEE 802.16 OFDM-based transceiver system☆22Updated 5 years ago
- Verilog实现OFDM基带☆42Updated 9 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- IEEE 802.11 OFDM-based transceiver system☆31Updated 7 years ago
- ☆12Updated 7 years ago
- ☆13Updated 2 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- My code repositry for common use.☆21Updated 3 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆54Updated 5 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- 软件无线电，使用FPGA进行正交解调。☆19Updated 6 years ago
- 用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调☆34Updated 5 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆30Updated 3 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆16Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Updated 3 weeks ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆13Updated 4 years ago
- Low Density Parity Check Decoder☆17Updated 8 years ago
- Using Software Designed Radio to transmit & receive FM signal☆43Updated 6 years ago
- Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz☆41Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆25Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago