freecores / verilog_cordic_coreLinks
configurable cordic core in verilog
☆51Updated 10 years ago
Alternatives and similar repositories for verilog_cordic_core
Users that are interested in verilog_cordic_core are comparing it to the libraries listed below
Sorting:
- Interface Protocol in Verilog☆50Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆55Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 10 months ago
- An implementation of the CORDIC algorithm in Verilog.☆97Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- FFT implementation using CORDIC algorithm written in Verilog.☆33Updated 6 years ago
- Pipeline FFT Implementation in Verilog HDL☆120Updated 6 years ago
- FPGA 同步FIFO与异步FIFO☆31Updated 6 years ago
- ☆36Updated 9 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆57Updated 11 months ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago