configurable cordic core in verilog
☆53Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for verilog_cordic_core
Users that are interested in verilog_cordic_core are comparing it to the libraries listed below
Sorting:
- The CORDIC algorithm implemented in Octave/MATLAB and Verilog☆32Mar 31, 2015Updated 10 years ago
- An implementation of the CORDIC algorithm in Verilog.☆109Nov 19, 2018Updated 7 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 9 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 5 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆10Jun 13, 2017Updated 8 years ago
- TransPimLib is a library for transcendental (and other hard-to-calculate) functions in general-purpose PIM systems, TransPimLib provides …☆15Apr 21, 2023Updated 2 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- Git简易博客☆15May 1, 2022Updated 3 years ago
- An open-source Verilog implementation of Serial Peripheral Interface protocol with simulation support for efficient data exchange.☆14Dec 26, 2023Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Video Stream Scaler☆39Jul 17, 2014Updated 11 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- A series of CORDIC related projects☆121Nov 12, 2024Updated last year
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 4 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆17May 29, 2017Updated 8 years ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- ☆18Jun 5, 2018Updated 7 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 11 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Jun 14, 2020Updated 5 years ago
- QSPI for SoC☆23Nov 8, 2019Updated 6 years ago
- Implementation of CORDIC Algorithms Using Verilog☆24Apr 26, 2021Updated 4 years ago
- The Verilog implementation of five-stage-pipelined MIPS CPU (Classic RISC pipeline)☆19Jul 10, 2024Updated last year
- Audio controller (I2S, SPDIF, DAC)☆95Sep 1, 2019Updated 6 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- Fixed Point Math Library for Verilog☆147Jul 17, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago