buttercutter / cordicLinks
A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
☆17Updated 8 years ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- Robotic Application Processor☆24Updated 3 years ago
- ☆16Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆22Updated 2 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- A series of CORDIC related projects☆120Updated last year
- VHDL PCIe Transceiver☆31Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- Collection of hardware description languages writings and code snippets☆28Updated 10 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆43Updated 6 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆16Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆40Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 7 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- PID controller with FPGA hardware☆20Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆12Updated 4 years ago
- Yet Another XC7Z010 Board☆17Updated 3 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆33Updated 4 years ago