buttercutter / cordic
A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
☆16Updated 7 years ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆15Updated 2 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆14Updated 12 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- A series of CORDIC related projects☆105Updated 6 months ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Updated 9 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 3 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- spi memory controller☆22Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Another tiny RISC-V implementation☆55Updated 3 years ago
- UART in Verilog and VHDL☆11Updated 2 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Updated 3 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- An implementation of the CORDIC algorithm in Verilog.☆94Updated 6 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 3 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- turbo 8051☆29Updated 7 years ago