buttercutter / cordicLinks
A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
☆16Updated 8 years ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆15Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- I2C Master Verilog module☆34Updated this week
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆48Updated 3 weeks ago
- An CAN bus Controller implemented in Verilog☆46Updated 10 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- ☆18Updated last year
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆19Updated 7 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆24Updated 2 years ago
- A series of CORDIC related projects☆107Updated 6 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- Tiny Tapeout GDS Action (using OpenLane)☆12Updated this week
- Verilog RTL Design☆39Updated 3 years ago
- spi memory controller☆22Updated 8 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆16Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆61Updated 11 months ago
- VHDL Modules☆24Updated 10 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- ☆30Updated 4 years ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆17Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago