buttercutter / cordicLinks
A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
☆16Updated 8 years ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Robotic Application Processor☆23Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- A series of CORDIC related projects☆110Updated 9 months ago
- A RTL-based project in Verilog that shows real-time video captured by a CMOS camera OV7670 and displayed on a monitor through VGA at 640 …☆19Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- ☆16Updated 3 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- general-cores☆20Updated 3 weeks ago
- ☆48Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Updated last week
- Delta Sigma DAC FPGA☆43Updated 5 months ago
- Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆19Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- FPGA Camera Parallel & MIPI Verilog☆21Updated 5 months ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- ☆29Updated 4 years ago
- Yet Another XC7Z010 Board☆17Updated 3 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆11Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 2 weeks ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆67Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated 3 weeks ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆32Updated 4 years ago