A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
☆19May 29, 2017Updated 9 years ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A CORDIC implementation of square root Verilog calculation on Quartus Prime 16.0, with ability to simulate on ModelSim as well.☆19Jul 24, 2021Updated 5 years ago
- ☆10May 3, 2022Updated 4 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- ☆11Nov 22, 2025Updated 11 months ago
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Software for the FPGA_FOC project☆11Jan 21, 2020Updated 6 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆23Sep 2, 2023Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 3 weeks ago
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 5 months ago
- A step-by-step implementation of a ResNet-18 model for image classification on the CIFAR-10 dataset☆11Dec 5, 2024Updated last year
- A MLP implementation in Python☆13May 2, 2019Updated 7 years ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- USB2.0 Device Controller IP Core☆21Aug 18, 2023Updated 3 years ago
- C++ and SFML based 2D simulation RPG game☆12Feb 2, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆20Updated this week
- Quadrature sampling down converter software defined radio☆24Jun 11, 2021Updated 5 years ago
- FOC in FPGA implementation using MATLAB Simulink VDH code generation☆17Jul 3, 2020Updated 6 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- 三相永磁同步电动机的FOC控制☆11Mar 27, 2020Updated 6 years ago
- Source repository for BECE Vault — the free, semester-wise notes library for Bachelor in Computer Engineering at Pokhara University. Brow…☆22Updated this week
- 用于 MobileNetV3 在自定义数据集上的量化，模型压缩90%而精度几乎不受影响，论文：HAQ: Hardware-Aware Automated Quantization with Mixed Precision☆20Jul 10, 2021Updated 5 years ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 3 weeks ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆20Jan 28, 2022Updated 4 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 8 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 7 years ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 7 years ago
- ☆15Oct 6, 2025Updated last year
- ☆23Oct 31, 2026Updated last week
- Delay Differential Equations in Haskell☆11Dec 4, 2018Updated 7 years ago
- Electric Vehicle Drive System Modeling and Control. including inverter modeling with SVM, SPWM, and DPWM modulation techniques. Developed…☆10May 11, 2024Updated 2 years ago
- The objective is to implement a Neural Network in VHDL code. It is aiming the Cyclone II FPGA Starter Development Kit hardware, but the N…☆29Feb 4, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Intel Hex serializer in C#.☆11Jun 22, 2016Updated 10 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- The xline-operator is a powerful tool designed to automate the process of bootstrapping, monitoring, snapshotting, and recovering an xlin…☆16Feb 19, 2024Updated 2 years ago
- 基于Verilog实现的全数字锁相环☆45Dec 6, 2021Updated 4 years ago
- A mathquill-like interactive math input in a terminal, built with the charm TUI library.☆10Sep 11, 2026Updated last month
- This project is a conversion of the source code from VHDL BY EXAMPLE by Blaine C. Readler, and some slightly modfied examples from the C…☆11Sep 4, 2017Updated 9 years ago
Are these results useful?