xupgit / Advanced-Embedded-System-Design-Flow-on-ZynqLinks
☆52Updated 6 years ago
Alternatives and similar repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
Users that are interested in Advanced-Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- ☆91Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Updated 4 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- AMD University Program HLS tutorial☆95Updated 7 months ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆43Updated 7 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- Verilog implementation of Softmax function☆66Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago