☆56Apr 19, 2019Updated 7 years ago
Alternatives and similar repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
Users that are interested in Advanced-Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆107Oct 15, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- AMD Xilinx University Program Embedded tutorial☆53Feb 18, 2023Updated 3 years ago
- AMD University Program HLS tutorial☆135Oct 28, 2024Updated last year
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆28Feb 16, 2024Updated 2 years ago
- ☆16Jan 18, 2025Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- ☆62Sep 22, 2022Updated 4 years ago
- Ten Thousand Failures Blog☆12Jul 22, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Aug 5, 2023Updated 3 years ago
- ☆37Jun 19, 2023Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 7 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 3 years ago
- Source files for Getting to Know Vivado course☆19Sep 2, 2020Updated 6 years ago
- Exploring gate level simulation☆60Mar 27, 2026Updated 6 months ago
- VCS-1 system☆17Feb 28, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆23Sep 26, 2022Updated 4 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Image pixel classification with random forests☆18Sep 8, 2014Updated 12 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆103Apr 25, 2026Updated 5 months ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆11Feb 19, 2024Updated 2 years ago
- 基于flutter的壁纸应用☆17Jun 16, 2021Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- IoT-LAB Yocto repository☆14Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆484Sep 10, 2024Updated 2 years ago
- Updated version of the XUP Workshops☆19Aug 10, 2018Updated 8 years ago
- ☆14Jul 12, 2023Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 6 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- Highly Customizable Avatar Generator☆13Sep 14, 2026Updated 3 weeks ago
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆20Sep 15, 2026Updated 3 weeks ago