☆55Apr 19, 2019Updated 7 years ago
Alternatives and similar repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
Users that are interested in Advanced-Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆89Jun 29, 2023Updated 3 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆103Oct 15, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆27Jun 7, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- AMD University Program HLS tutorial☆130Oct 28, 2024Updated last year
- AMD Xilinx University Program Embedded tutorial☆51Feb 18, 2023Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆26Feb 16, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 6 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- Code for VOTS2023 Challenge tracker☆10Jul 6, 2023Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 3 years ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- Exploring gate level simulation☆58Mar 27, 2026Updated 3 months ago
- use Zybo z7-20☆17May 21, 2025Updated last year
- ☆23Sep 26, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Image pixel classification with random forests☆18Sep 8, 2014Updated 11 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆99Apr 25, 2026Updated 2 months ago
- ☆11Feb 19, 2024Updated 2 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- ☆479Sep 10, 2024Updated last year
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆14Jul 12, 2023Updated 3 years ago
- Miscellaneous things and projects for my ZYBO and ZYNQ devices.☆11Aug 30, 2023Updated 2 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- Highly Customizable Avatar Generator☆12Feb 14, 2026Updated 5 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 11 months ago