xupgit / Advanced-Embedded-System-Design-Flow-on-ZynqLinks
☆53Updated 6 years ago
Alternatives and similar repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
Users that are interested in Advanced-Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆160Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆71Updated last year
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- ☆104Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆99Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆180Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆60Updated 2 years ago
- FFT generator using Chisel☆63Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- A verilog implementation for Network-on-Chip☆81Updated 8 years ago
- ☆63Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Updated 11 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 6 years ago
- RISC-V Integration for PYNQ☆180Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- AMD University Program HLS tutorial☆123Updated last year
- PYNQ Composabe Overlays☆74Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- A collection of commonly asked RTL design interview questions☆38Updated 8 years ago
- AXI4 and AXI4-Lite interface definitions☆101Updated 5 years ago