☆54Apr 19, 2019Updated 7 years ago
Alternatives and similar repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
Users that are interested in Advanced-Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆88Jun 29, 2023Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆27Jun 7, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆12Apr 7, 2020Updated 6 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆20Feb 16, 2024Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- A 6 DOF servo robotic arm shield for Arduino Uno☆12Sep 14, 2019Updated 6 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- AMD University Program HLS tutorial☆126Oct 28, 2024Updated last year
- AMD Xilinx University Program Embedded tutorial☆51Feb 18, 2023Updated 3 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- Custom IP project for the MicroZed☆17Feb 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- ☆37Jun 19, 2023Updated 2 years ago
- Code for VOTS2023 Challenge tracker☆10Jul 6, 2023Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆31Nov 5, 2021Updated 4 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆41Jul 3, 2023Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Feb 19, 2024Updated 2 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Transferable Adversarial Attacks for Image and Video Object Detection☆14Jul 7, 2020Updated 5 years ago
- Source files for Getting to Know Vivado course☆18Sep 2, 2020Updated 5 years ago
- ☆476Sep 10, 2024Updated last year
- 基于flutter的壁纸应用☆17Jun 16, 2021Updated 4 years ago
- ☆14Jul 12, 2023Updated 2 years ago
- ☆11Jan 25, 2023Updated 3 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RapidLayout: Fast Hard Block Placement of FPGA-Optimized Systolic Arrays using Evolutionary Algorithms☆19Nov 26, 2020Updated 5 years ago
- Highly Customizable Avatar Generator☆12Feb 14, 2026Updated 3 months ago
- ☆17Aug 16, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 9 months ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆13Sep 27, 2019Updated 6 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago