xupgit / Advanced-Embedded-System-Design-Flow-on-Zynq
☆50Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆79Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆125Updated 4 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆43Updated last year
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆35Updated 11 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆81Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆83Updated 5 years ago
- PYNQ Composabe Overlays☆67Updated 4 months ago
- ☆70Updated 11 months ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆121Updated 5 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆99Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆40Updated 5 years ago
- AXI DMA 32 / 64 bits☆97Updated 10 years ago
- ☆154Updated 3 weeks ago
- ☆26Updated 5 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- IC implementation of Systolic Array for TPU☆148Updated 2 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated 3 weeks ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- AMD University Program HLS tutorial☆61Updated last week
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆19Updated 3 years ago