☆53Apr 19, 2019Updated 6 years ago
Alternatives and similar repositories for Advanced-Embedded-System-Design-Flow-on-Zynq
Users that are interested in Advanced-Embedded-System-Design-Flow-on-Zynq are comparing it to the libraries listed below
Sorting:
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Jun 29, 2023Updated 2 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 6 years ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆27Jun 7, 2017Updated 8 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆48Jul 24, 2024Updated last year
- ☆12Apr 7, 2020Updated 5 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 2 years ago
- Initial implementation utilising AARNN principles☆10Feb 27, 2023Updated 3 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 9 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- AMD University Program HLS tutorial☆124Oct 28, 2024Updated last year
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- ☆16Jan 18, 2025Updated last year
- ☆62Sep 22, 2022Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- ☆36Jun 19, 2023Updated 2 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Content for the FPGA Primer Course offered by the OSFPGA Foundation, Redwood EDA, and VLSI System Design.☆40Jul 3, 2023Updated 2 years ago
- ☆23Sep 26, 2022Updated 3 years ago
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- Disparity calculation using Loopy Belief Propagation.☆13Apr 23, 2019Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Mar 6, 2025Updated last year
- ☆465Sep 10, 2024Updated last year
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- ☆12Aug 1, 2020Updated 5 years ago
- Highly Customizable Avatar Generator☆11Feb 14, 2026Updated last month
- ☆17Aug 16, 2023Updated 2 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Simple table tennis game implemented in Verilog for the DE0-Nano☆11Sep 27, 2019Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year