bol-edu / course-lab_1Links
Board: PYNQ-Z2, Vitis version: 2022.1
☆21Updated last year
Alternatives and similar repositories for course-lab_1
Users that are interested in course-lab_1 are comparing it to the libraries listed below
Sorting:
- ☆39Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆33Updated last year
- AMD University Program HLS tutorial☆119Updated last year
- ☆78Updated 11 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆157Updated 8 months ago
- AMD Xilinx University Program Vivado tutorial☆42Updated 2 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆36Updated last year
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Updated 11 months ago
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆54Updated 2 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 4 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆161Updated 2 years ago
- ☆71Updated 6 years ago
- AMD Xilinx University Program Embedded tutorial☆41Updated 2 years ago
- ☆69Updated 4 years ago
- BlackParrot on Zynq☆47Updated last week
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- ☆31Updated 5 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Updated 6 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆44Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- An open-source UCIe controller implementation☆76Updated last week
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- DaCH: dataflow cache for high-level synthesis.☆19Updated 2 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Verilog implementation of Softmax function☆76Updated 3 years ago