Board: PYNQ-Z2, Vitis version: 2022.1
☆20Sep 2, 2024Updated last year
Alternatives and similar repositories for course-lab_1
Users that are interested in course-lab_1 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆38Sep 17, 2024Updated last year
- Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.☆58Sep 5, 2023Updated 2 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Updated this week
- ☆10Aug 30, 2024Updated last year
- ☆12Aug 12, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11May 12, 2022Updated 4 years ago
- 带GUI的Amazons，不止是bot！——北京大学2019计算概论A大作业☆17Mar 19, 2020Updated 6 years ago
- An open-source quantum automatic test generator.☆15Apr 14, 2026Updated 2 months ago
- Create sound waves using c++ and sfml☆15Sep 8, 2016Updated 9 years ago
- Flute 3.1 with CMake support☆14Jul 25, 2019Updated 6 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆21Feb 16, 2024Updated 2 years ago
- raid is a GDB-like tiny debugger which is based on ptrace.☆16Jul 27, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 使用verilog实现流水线 FFT☆16Jul 1, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆29May 20, 2019Updated 7 years ago
- ☆11Nov 30, 2022Updated 3 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 4 years ago
- a tool that collects and reports heap allocated memory☆13Oct 5, 2025Updated 8 months ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 🎒 Materials (slides, handouts, homework, cheat sheets...) of the courses I took or audited at National Taiwan University.☆46Jun 10, 2021Updated 5 years ago
- Official implementation for "Knowledge Distillation with Refined Logits".☆23Aug 26, 2024Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- a library to assist with the automation of d2 using only pixels, keyboard, and mouse☆12Nov 27, 2024Updated last year
- ☆20Mar 12, 2024Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆10Jan 18, 2024Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆52Jul 1, 2020Updated 5 years ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Run some secret code invisible from debugger single step.(x86 process on x64 windows only)☆24Mar 13, 2020Updated 6 years ago
- ☆14Aug 6, 2020Updated 5 years ago
- 李宏毅老师强化学习笔记☆11May 25, 2021Updated 5 years ago
- Examples of usage for Mellanox HW offloads☆17Jan 18, 2022Updated 4 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- C implementation of MATLAB built-in function of imresize.☆14Feb 12, 2018Updated 8 years ago
- ☆15Sep 24, 2023Updated 2 years ago