Alternatives and similar repositories for Quine-McCluskey:

Users that are interested in Quine-McCluskey are comparing it to the libraries listed below

• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆9Updated 8 years ago
• Nic30 / hwtHls
  LLVM based HLS library for HWToolkit (hardware devel. toolkit)
  ☆25Updated 2 months ago
• thoughtworks / hardposit-chisel3
  Chisel library for Unum Type-III Posit Arithmetic
  ☆36Updated 10 months ago
• Martoni / HdmiCore
  HDMI core in Chisel HDL
  ☆49Updated 11 months ago
• EDAPack / edapack
  Provides a packaged collection of open source EDA tools
  ☆12Updated 5 years ago
• mattvenn / logo-to-gds2
  ☆17Updated 2 years ago
• mschlaegl / pylibfst
  Handle Fast Signal Traces (fst) in Python
  ☆11Updated 2 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆31Updated 9 months ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆47Updated last month
• ben-marshall / verilog-dot
  A simple dot file / graph generator for Verilog syntax trees.
  ☆21Updated 8 years ago
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated 2 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆51Updated this week
• TinyTapeout / tt-multiplexer
  ☆15Updated 2 months ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆74Updated 3 months ago
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆12Updated 5 years ago
• srokicki / HybridDBT
  ☆32Updated 4 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆21Updated last year
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆23Updated 5 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆97Updated 4 years ago
• veripool / dinotrace
  Simulation VCD waveform viewer, using old Motif UI
  ☆26Updated last year
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆20Updated 2 years ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆24Updated last year
• pepijndevos / 74xx-liberty
  ☆12Updated 2 years ago
• freecores / mcs-4
  4004 CPU and MCS-4 family chips
  ☆41Updated 10 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 7 years ago
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆26Updated 2 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆37Updated last year