Translate Chisel hardware design code to Scala simulation code.
☆15May 15, 2025Updated last year
Alternatives and similar repositories for chicala
Users that are interested in chicala are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 6, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 7 months ago
- ☆15Feb 6, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated last month
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆31Sep 3, 2024Updated 2 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- ☆11Feb 26, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆17Jul 12, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- A tool to connect SMT-based frontends to Lean4.☆21Updated this week
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆55Mar 3, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆22Dec 29, 2014Updated 11 years ago
- Equivalence checking with Yosys☆68Oct 27, 2026Updated last week
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- ☆10May 21, 2021Updated 5 years ago
- ☆10Sep 29, 2024Updated 2 years ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated 3 weeks ago
- ILAng documentation☆12Nov 2, 2025Updated last year
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The HW-CBMC and EBMC Model Checkers for Verilog☆118Updated this week
- LLM Evaluation Benchmark on Hardware Formal Verification☆46Apr 3, 2025Updated last year
- ☆16Sep 14, 2020Updated 6 years ago
- A framework for building hardware verification platform using software method☆41Oct 30, 2026Updated last week
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- open source vscode coding assistant in Scala.js☆16Dec 13, 2025Updated 10 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆22Oct 10, 2026Updated 3 weeks ago