Translate Chisel hardware design code to Scala simulation code.
☆15May 15, 2025Updated last year
Alternatives and similar repositories for chicala
Users that are interested in chicala are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 6, 2023Updated 2 years ago
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆18Jul 12, 2024Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 6 months ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated 2 years ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- ☆10Sep 29, 2024Updated 2 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- ☆15Feb 6, 2021Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆21Oct 10, 2026Updated last week
- A framework for building hardware verification platform using software method☆40Apr 19, 2026Updated 5 months ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆26Updated this week
- open source vscode coding assistant in Scala.js☆15Dec 13, 2025Updated 10 months ago
- ☆20Oct 2, 2026Updated 2 weeks ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆54Mar 3, 2024Updated 2 years ago
- ☆15Jul 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Hardware Formal Verification Tool☆123Updated this week
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆32Dec 23, 2025Updated 9 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- ☆24Feb 11, 2021Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Dec 31, 2024Updated last year
- A generic parser and tool package for the BTOR2 format.☆50Oct 7, 2026Updated last week
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- ☆20Dec 29, 2014Updated 11 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- ☆21Oct 27, 2022Updated 3 years ago