☆13Aug 17, 2026Updated 2 months ago
Alternatives and similar repositories for trace2power
Users that are interested in trace2power are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Updated this week
- ☆15Jul 1, 2025Updated last year
- ☆18Jul 12, 2024Updated 2 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- design and verification of asynchronous circuits☆52Updated this week
- Digital Design Equivalence Checking☆111Updated this week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FPGA synthesis tool powered by equality saturation and program synthesis.☆15Jan 9, 2026Updated 9 months ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆38Oct 4, 2026Updated 2 weeks ago
- Digital logic benchmark suite☆93Sep 28, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆18Aug 11, 2026Updated 2 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆48Oct 6, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆27Updated this week
- ☆15Sep 30, 2026Updated 2 weeks ago
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- ☆20Oct 2, 2026Updated 2 weeks ago
- ☆24Dec 11, 2025Updated 10 months ago
- ☆32Nov 2, 2025Updated 11 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- SystemVerilog Linter based on pyslang☆33May 5, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Netlist API (and more) for EDA flow development☆165Updated this week
- Coverview☆35Oct 5, 2026Updated last week
- ☆36Mar 31, 2025Updated last year
- ☆27Apr 14, 2026Updated 6 months ago
- Synthesize Verilog to Minecraft redstone☆23Nov 9, 2024Updated last year
- ☆19Jun 22, 2026Updated 3 months ago
- A library for programming iCE40 FPGA from Lattice Semi☆13Jun 2, 2026Updated 4 months ago