☆14Aug 17, 2026Updated 2 months ago
Alternatives and similar repositories for trace2power
Users that are interested in trace2power are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Aug 24, 2026Updated 2 months ago
- ☆12Updated this week
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- RTLMeter benchmark suite☆34Updated this week
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 21st century electronic design automation tools, written in Rust.☆37Oct 13, 2026Updated 3 weeks ago
- Accelerator for MatmulFree LLM algorithm☆14Updated this week
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆17Jul 12, 2024Updated 2 years ago
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26☆14Dec 22, 2025Updated 10 months ago
- An open-source Simulation Trace Format specification☆18Jun 4, 2026Updated 5 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A programming language for writing constraint-based integrated circuit layout generators☆17Updated this week
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 9 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆17Jul 1, 2025Updated last year
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Custom Standard Cell Library for GF180MCU process node on open PDK.☆14Updated this week
- ☆48Oct 6, 2026Updated last month
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- ☆18Mar 11, 2026Updated 7 months ago
- ☆12Sep 19, 2026Updated last month
- ☆19Sep 29, 2026Updated last month
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Configurable low-precision floating-point and microscaling hardware in Chisel☆13Updated this week
- design and verification of asynchronous circuits☆52Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆25Updated this week
- A prototype SMT-solver for the theory of bit-vectors and uninterpreted functions.☆10Dec 10, 2023Updated 2 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- Fearless hardware design☆215Jul 23, 2026Updated 3 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- A RISC-V CPU implementation☆17Apr 9, 2020Updated 6 years ago
- ☆11Feb 14, 2020Updated 6 years ago