Gigantua / EspressoLinks
Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
☆59Updated last year
Alternatives and similar repositories for Espresso
Users that are interested in Espresso are comparing it to the libraries listed below
Sorting:
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆164Updated 5 years ago
- C++ truth table library☆62Updated 4 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆97Updated this week
- A circuit toolkit☆106Updated 5 years ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 2 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆23Updated 5 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆137Updated last week
- Hardware Formal Verification Tool☆75Updated this week
- CUDD Decision Diagram Package☆147Updated this week
- C++ logic network library☆267Updated 2 months ago
- Reads a state transition system and performs property checking☆88Updated 3 months ago
- An advanced circuit-based sat solver☆36Updated 9 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- Implementation of Espresso-II method for heuristic minimization of single output boolean functions☆30Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- SMT Attack☆21Updated 4 years ago
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- Testing processors with Random Instruction Generation☆50Updated 2 weeks ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- A tool for synthesizing Verilog programs☆107Updated 3 months ago
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆355Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago