Alternatives and similar repositories for Espresso

Users that are interested in Espresso are comparing it to the libraries listed below

• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆151Updated 5 years ago
• genieacs / espresso-iisojs
  Implementation of Espresso-II method for heuristic minimization of single output boolean functions
  ☆29Updated last year
• lsils / kitty
  C++ truth table library
  ☆56Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆79Updated 3 weeks ago
• msoeken / cirkit
  A circuit toolkit
  ☆102Updated 5 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆26Updated 2 years ago
• dreylago / logicmin
  Logic Minimization in Python
  ☆24Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆233Updated last month
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆79Updated this week
• lsils / bill
  C++ header-only reasoning library
  ☆16Updated 11 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated last year
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆83Updated 4 months ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆22Updated 3 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆14Updated last year
• arminbiere / gimsatul
  ☆34Updated 2 weeks ago
• audemard / glucose
  The glucose SAT solver
  ☆114Updated 2 weeks ago
• nbulsi / also
  A logic synthesis tool
  ☆74Updated last week
• Gy-Hu / E-syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC25)
  ☆14Updated this week
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last year
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆56Updated this week
• arminbiere / lingeling
  Lingeling SAT Solver
  ☆102Updated last year
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆201Updated last month
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• muhos / ParaFROST
  A Parallel SAT Solver with GPU Accelerated Inprocessing
  ☆118Updated 2 months ago
• wjrforcyber / ABCPaperCheck
  Research paper based on or related to ABC.
  ☆44Updated 3 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆141Updated 2 weeks ago
• comsec-group / cascade-artifacts
  Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)
  ☆128Updated 9 months ago