Gigantua / EspressoLinks
Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
☆57Updated last year
Alternatives and similar repositories for Espresso
Users that are interested in Espresso are comparing it to the libraries listed below
Sorting:
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆163Updated 5 years ago
- C++ truth table library☆62Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- AIGER And-Inverter-Graph Library☆89Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated last week
- A circuit toolkit☆105Updated 5 years ago
- Integer Multiplier Generator for Verilog☆23Updated 4 months ago
- C++ logic network library☆260Updated last month
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- A tool for synthesizing Verilog programs☆106Updated 2 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆134Updated this week
- Implementation of Espresso-II method for heuristic minimization of single output boolean functions☆30Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆79Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆22Updated 4 months ago
- Testing processors with Random Instruction Generation☆48Updated 3 weeks ago
- Reads a state transition system and performs property checking☆88Updated last month
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- CUDD Decision Diagram Package☆145Updated this week
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Hardware Formal Verification Tool☆73Updated this week
- Showcase examples for EPFL logic synthesis libraries☆198Updated last year
- Pono: A flexible and extensible SMT-based model checker☆113Updated last week
- An advanced circuit-based sat solver☆35Updated 8 months ago
- Logic synthesis system from UC Berkeley☆44Updated 8 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 5 months ago
- RISC-V Formal Verification Framework☆162Updated 2 weeks ago
- BTOR2 MLIR project☆26Updated last year