Gigantua / EspressoLinks
Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
☆57Updated last year
Alternatives and similar repositories for Espresso
Users that are interested in Espresso are comparing it to the libraries listed below
Sorting:
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆158Updated 5 years ago
- C++ truth table library☆61Updated 2 months ago
- A circuit toolkit☆105Updated 5 years ago
- C++ logic network library☆255Updated 2 weeks ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆88Updated this week
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- Showcase examples for EPFL logic synthesis libraries☆197Updated last year
- Niklas Een's ABC/ZZ framework☆23Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆21Updated 3 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆130Updated last week
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- Implementation of Espresso-II method for heuristic minimization of single output boolean functions☆29Updated last year
- Hardware Formal Verification Tool☆67Updated last month
- An advanced header-only exact synthesis library☆28Updated 2 years ago
- CUDD Decision Diagram Package☆143Updated last week
- Logic synthesis system from UC Berkeley☆44Updated 7 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- A generic parser and tool package for the BTOR2 format.☆43Updated 3 weeks ago
- Reads a state transition system and performs property checking☆87Updated last month
- Pono: A flexible and extensible SMT-based model checker☆111Updated this week
- Testing processors with Random Instruction Generation☆47Updated this week
- Lingeling SAT Solver☆105Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- Parallel SAT solver that won the SAT Competition 2022 by a large margin (24% faster than the 2nd ranked solver)☆25Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- SMT Attack☆21Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated last year
- Research paper based on or related to ABC.☆53Updated 3 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago