Gigantua / EspressoLinks
Espresso heuristic logic minimizer made C++20 Windows 10 compatible - University of California, Berkeley
☆59Updated last year
Alternatives and similar repositories for Espresso
Users that are interested in Espresso are comparing it to the libraries listed below
Sorting:
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆166Updated 5 years ago
- C++ truth table library☆64Updated 5 months ago
- A circuit toolkit☆106Updated 5 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- AIGER And-Inverter-Graph Library☆94Updated this week
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 3 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- C++ logic network library☆273Updated 3 months ago
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆139Updated last month
- Hardware Formal Verification Tool☆83Updated this week
- An advanced circuit-based sat solver☆36Updated 10 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆25Updated 6 months ago
- A tool for synthesizing Verilog programs☆108Updated 4 months ago
- Reads a state transition system and performs property checking☆89Updated 4 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆231Updated last week
- Implementation of Espresso-II method for heuristic minimization of single output boolean functions☆31Updated last year
- Pono: A flexible and extensible SMT-based model checker☆117Updated this week
- C++ parsing library for simple formats used in logic synthesis and formal verification☆38Updated last year
- A standalone structural (gate-level) verilog parser☆40Updated 3 weeks ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated this week
- RISC-V Formal Verification Framework☆175Updated last week
- Integer Multiplier Generator for Verilog☆23Updated 6 months ago
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆138Updated last year
- RISC-V emulator in python☆63Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- SMT Attack☆22Updated 4 years ago
- Logic Minimization in Python☆25Updated last year