Методические материалы курса "Практикум по ПЛИС"
☆50May 29, 2026Updated 3 months ago
Alternatives and similar repositories for FPGA_pract
Users that are interested in FPGA_pract are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆19Aug 24, 2024Updated 2 years ago
- Материалы по курсу Углубленное изучение языка С (факультатив) для студентов МИЭТ☆12Feb 4, 2025Updated last year
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆32Dec 5, 2024Updated last year
- Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем☆26Mar 7, 2026Updated 6 months ago
- Архитектуры процессорных систем (старый репозиторий, ранее размещавшийся по адресу github.com/MPSU/APS)☆101Jan 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog language-oriented exercises☆62Jul 8, 2026Updated 2 months ago
- FPGA exercise for beginners☆46Oct 13, 2025Updated 11 months ago
- Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер"☆53Updated this week
- ☆11Jul 12, 2023Updated 3 years ago
- list of links to resources related to functional verification☆12Sep 10, 2023Updated 3 years ago
- Методические материалы к лабораторным работам дисциплины "Проектирование цифровых устройств на языке Verilog"☆12Sep 4, 2023Updated 3 years ago
- ☆23Updated this week
- Репозиторий канала Verification For All☆15May 27, 2026Updated 3 months ago
- Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)☆66Sep 15, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA exercise for beginners☆188Sep 13, 2026Updated last week
- Полезные ресурсы по тематике FPGA / ПЛИС☆183Oct 28, 2025Updated 10 months ago
- 🌊 CLI tool for RTL waveform (VCD/FST/FSDB) inspection☆64Updated this week
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Aug 23, 2026Updated 3 weeks ago
- Drawio => VHDL and Verilog☆62Oct 15, 2023Updated 2 years ago
- DigitalDesignSchool2022/23 repository☆21Dec 2, 2022Updated 3 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- SystemVerilog language-oriented exercises☆179Jul 8, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenEmu Core plugin with Genesis Plus GX to support Genesis/Sega CD/Master System/Game Gear/SG-1000 emulation☆13Oct 17, 2023Updated 2 years ago
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- ☆15Dec 18, 2022Updated 3 years ago
- Classic Blink test for MIK32 AMUR by AO Mikron. Uses Makefile instead of VSCode.☆16May 1, 2025Updated last year
- Theory of digital signal processing (DSP): signals, filtration (IIR, FIR, CIC, MAF), transforms (FFT, DFT, Hilbert, Z-transform) etc.☆1,240Apr 21, 2026Updated 4 months ago
- STM32 Lib LCD1602 LCD2004 LCD0802 I2C or 4BIT☆15Aug 7, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 3 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 7 months ago
- Companion code and schematics for my breadboard Z80 series☆11Dec 6, 2020Updated 5 years ago
- https://gpuzelenograd.github.io/☆15Mar 29, 2026Updated 5 months ago
- ☆28Apr 3, 2025Updated last year
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- ChipEXPO 2020 Digital Design School Labs☆39Nov 11, 2022Updated 3 years ago