Alternatives and similar repositories for riscv-isa-manual-cn

Users that are interested in riscv-isa-manual-cn are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆291Updated last month
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆161Updated 9 months ago
• OSCPU / ysyx-workbench
  ☆156Updated this week
• ysyx-ta / ysyx-slides
  ☆30Updated 4 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆181Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆219Updated 2 years ago
• DawnCarol / DawnCarol
  ☆209Updated 6 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆595Updated last year
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆71Updated 6 months ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆60Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated last year
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆807Updated last week
• plctlab / riscv-operating-system-mooc
  《从头写一个RISC-V OS》课程配套的资源
  ☆1,057Updated 5 months ago
• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆426Updated this week
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆295Updated last week
• redlightASl / Notes
  ☆84Updated 3 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆175Updated 4 years ago
• NJU-ProjectN / fceux-am
  ☆101Updated 11 months ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• OSCPU / NutShell-doc
  ☆123Updated 3 years ago
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆16Updated 6 years ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆358Updated 2 years ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆93Updated last year
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆559Updated 2 years ago
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆61Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• NJU-ProjectN / nemu
  NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching
  ☆1,054Updated 2 months ago
• OSCPU / yosys-sta
  ☆83Updated 6 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆195Updated last year