Alternatives and similar repositories for riscv-isa-manual-cn

Users that are interested in riscv-isa-manual-cn are comparing it to the libraries listed below

• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆281Updated last week
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆159Updated 5 months ago
• OSCPU / ysyx-workbench
  ☆151Updated 2 weeks ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆171Updated 8 months ago
• runninglinuxkernel / riscv_programming_practice
  ☆209Updated last year
• DawnCarol / DawnCarol
  ☆194Updated 2 months ago
• ysyx-ta / ysyx-summer-readings
  ☆66Updated 10 months ago
• ysyx-ta / ysyx-slides
  ☆29Updated last week
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 6 months ago
• shinezyy / micro-arch-training
  How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design
  ☆576Updated 10 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆131Updated last year
• NJU-ProjectN / fceux-am
  ☆97Updated 7 months ago
• OpenXiangShan / NEMU
  ☆280Updated last week
• redlightASl / Notes
  ☆80Updated this week
• unicornx / riscv-operating-system-mooc
  ☆66Updated last month
• USTC-System-Courses / CECS-Lab
  ☆38Updated last year
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• plctlab / riscv-operating-system-mooc
  《从头写一个RISC-V OS》课程配套的资源
  ☆1,021Updated last month
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆172Updated 3 years ago
• kaitoukito / A-Primer-on-Memory-Consistency-and-Cache-Coherence
  A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划
  ☆253Updated last year
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated last year
• renyangang / riscv-mcu
  This project utilizes the Digital circuit simulation software,to build a CPU that supports a simple instruction set and simple peripheral…
  ☆65Updated 2 months ago
• sunshaoce / rvcc
  本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。
  ☆351Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆222Updated 3 years ago
• OSCPU / yosys-sta
  ☆72Updated 2 months ago
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆91Updated 8 months ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆136Updated last year
• Groupsun / riscv-mini-five-stage
  This is my graduation project, a simple processor soft core, which implements RV32I ISA.
  ☆17Updated 6 years ago
• OpenXiangShan / XiangShan-Design-Doc
  Documentation for XiangShan Design
  ☆27Updated 3 weeks ago
• OSCPU / ysyxSoC
  ☆86Updated last month