gthparch / NVPTX-SPIRV-TranslatorLinks
☆28Updated 4 years ago
Alternatives and similar repositories for NVPTX-SPIRV-Translator
Users that are interested in NVPTX-SPIRV-Translator are comparing it to the libraries listed below
Sorting:
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- A framework that support executing unmodified CUDA source code on non-NVIDIA devices.☆139Updated last year
- Example for running IREE in a bare-metal Arm environment.☆40Updated 5 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- ☆121Updated last week
- ☆54Updated 6 years ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated 2 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Updated 3 weeks ago
- CudaPAD is a PTX/SASS viewer for NVIDIA Cuda kernels and provides an on-the-fly view of the assembly.☆126Updated 2 years ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆49Updated this week
- Enabling on-the-fly manipulations with LLVM IR code of CUDA sources☆123Updated 8 months ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆88Updated 2 years ago
- ☆38Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆138Updated last month
- ☆82Updated 11 months ago
- Library to plot integer sets and maps☆53Updated 9 years ago
- A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …☆75Updated 5 years ago
- Machine Intelligence Shader Autogen. AMDGPU ML shader code generator. (previously iGEMMgen)☆36Updated 5 months ago
- BLAS implementation for Intel FPGA☆78Updated 5 years ago
- ☆38Updated 3 years ago
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆18Updated 5 years ago
- Chunky Loop Interaction☆25Updated 6 years ago
- Experiments and prototypes associated with IREE or MLIR☆56Updated last year
- HLS branch of Halide☆79Updated 7 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 6 months ago
- Integer Set Library (source repository: http://repo.or.cz/w/isl.git)☆73Updated 11 months ago
- development repository for the open earth compiler☆81Updated 4 years ago
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆45Updated 3 months ago
- Fork of LLVM to support AMD AIEngine processors☆182Updated last week
- Polyhedral Parallel Code Generation (source repository: http://repo.or.cz/ppcg.git)☆131Updated 3 years ago