☆11Feb 26, 2025Updated last year
Alternatives and similar repositories for reproduce-AssertSolver-DAC-25
Users that are interested in reproduce-AssertSolver-DAC-25 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Oct 16, 2026Updated last week
- ☆31Jan 30, 2025Updated last year
- ☆17Apr 27, 2026Updated 5 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- ☆16May 24, 2025Updated last year
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- ☆43Dec 21, 2025Updated 10 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- ☆10Nov 20, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆31Aug 18, 2025Updated last year
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- ☆17Mar 23, 2026Updated 7 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆71Oct 28, 2024Updated last year
- ☆15Dec 6, 2023Updated 2 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LLM-aided Hardware Design and Verification☆44Updated this week
- "Efficient Neural Theorem Proving via Fine-grained Proof Structure Analysis" (ICML 2025) official implementation.☆16Jun 8, 2025Updated last year
- ☆59Jan 6, 2026Updated 9 months ago
- ☆21Oct 27, 2022Updated 3 years ago
- ☆16Oct 12, 2026Updated last week
- ☆23Mar 12, 2026Updated 7 months ago
- Examples of refining software and circuit implementations from their specifications in the style of the Bird-Meertens formalism.☆17Oct 15, 2026Updated last week
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆117Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 5 months ago
- Write Python modules in Lean! (WIP)☆16Oct 10, 2026Updated 2 weeks ago
- Hardware Agent☆36Oct 16, 2026Updated last week
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 5 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago