☆11Feb 26, 2025Updated last year
Alternatives and similar repositories for reproduce-AssertSolver-DAC-25
Users that are interested in reproduce-AssertSolver-DAC-25 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆11Updated this week
- ☆31Jan 30, 2025Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- ☆17Apr 27, 2026Updated 6 months ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Automated Repair of Verilog Hardware Descriptions☆40Jan 16, 2025Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Nov 8, 2026Updated last week
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆46Apr 3, 2025Updated last year
- ☆16May 24, 2025Updated last year
- ☆44Dec 21, 2025Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- ☆10May 21, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- ☆10Nov 20, 2024Updated last year
- ☆32Aug 18, 2025Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆119Updated this week
- ☆18Mar 23, 2026Updated 7 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆23Oct 10, 2026Updated last month
- Papers on LLM4EDA from 2023 and 2024☆49Jul 6, 2024Updated 2 years ago
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 6 years ago
- "Efficient Neural Theorem Proving via Fine-grained Proof Structure Analysis" (ICML 2025) official implementation.☆16Jun 8, 2025Updated last year
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- ☆16Nov 4, 2026Updated last week
- ☆59Jan 6, 2026Updated 10 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆32Updated this week
- LLM-aided Hardware Design and Verification☆48Oct 19, 2026Updated 3 weeks ago
- ☆27Apr 9, 2026Updated 7 months ago
- ☆23Mar 12, 2026Updated 8 months ago
- ☆21Oct 27, 2022Updated 4 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
Are these results useful?