HarmonInstruments / verilog
☆20Updated 2 years ago
Alternatives and similar repositories for verilog:
Users that are interested in verilog are comparing it to the libraries listed below
- sample VCD files☆36Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- GUI editor for hardware description designs☆27Updated last year
- ☆41Updated 4 years ago
- Simplified environment for litex☆14Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- USB virtual model in C++ for Verilog☆29Updated 4 months ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- ☆43Updated 10 months ago
- ☆44Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆55Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆15Updated 11 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Wishbone interconnect utilities☆38Updated last week
- Extensible FPGA control platform☆57Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- DVI video out example for prjtrellis☆16Updated 6 years ago
- Nitro USB FPGA core☆84Updated 11 months ago