HarmonInstruments / verilogLinks
☆20Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆56Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- ☆45Updated 2 years ago
- sample VCD files☆39Updated last month
- LiteX development baseboards arround the SQRL Acorn.☆71Updated 7 months ago
- ☆18Updated 5 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- USB virtual model in C++ for Verilog☆32Updated last year
- Nitro USB FPGA core☆85Updated last year
- Simplified environment for litex☆14Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small footprint and configurable SPI core☆46Updated 3 weeks ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- ☆44Updated 8 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆25Updated 3 weeks ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago