HarmonInstruments / verilogLinks
☆20Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆45Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- sample VCD files☆37Updated last week
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- USB virtual model in C++ for Verilog☆31Updated 8 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆30Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆51Updated last month
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆30Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week
- general-cores☆20Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆18Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Flip flop setup, hold & metastability explorer tool☆36Updated 2 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- ☆41Updated 5 years ago