☆20Jun 18, 2022Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 2 months ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated last year
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- A ported version of the libairspy library to use with Android 3.1+☆18Nov 13, 2015Updated 10 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 4 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆18Sep 28, 2021Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- ☆21Aug 3, 2024Updated last year
- Instructions and packages for Zybo compatibility to Pynq☆15Dec 10, 2018Updated 7 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- fpga co-processor for faster SWD programming☆17Sep 16, 2017Updated 8 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 9 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Jan 3, 2019Updated 7 years ago
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated 2 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago