HarmonInstruments / verilogLinks
☆20Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- ☆45Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- LiteX development baseboards arround the SQRL Acorn.☆68Updated 4 months ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated last week
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- ☆44Updated 4 months ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- sample VCD files☆37Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Updated last year
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆34Updated 8 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated this week
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆33Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago