HarmonInstruments / verilogLinks
☆20Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- sample VCD files☆39Updated last month
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆43Updated 2 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- ☆45Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆24Updated last week
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- ☆42Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆30Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Use ECP5 JTAG port to interact with user design☆31Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Small footprint and configurable JESD204B core☆47Updated this week
- CRUVI Standard Specifications☆19Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated 3 weeks ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated this week
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆36Updated last year