HarmonInstruments / verilogLinks
☆20Updated 3 years ago
Alternatives and similar repositories for verilog
Users that are interested in verilog are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- ☆45Updated 3 years ago
- sample VCD files☆40Updated 3 weeks ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆43Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 4 years ago
- Small footprint and configurable SPI core☆46Updated last month
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- Time to Digital Converter (TDC)☆36Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆27Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- ☆44Updated 10 months ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated this week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Wishbone controlled I2C controllers☆56Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆37Updated last year
- LiteX development baseboards arround the SQRL Acorn.☆72Updated 9 months ago