XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.
☆18Jul 10, 2020Updated 5 years ago
Alternatives and similar repositories for xvcd-anita
Users that are interested in xvcd-anita are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- Utility of SMI (Secondary Memory Interface) of Raspberry Pi☆12Apr 29, 2017Updated 8 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- VHDL code for driving a playstation portable display☆15Feb 20, 2014Updated 12 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- TMDS encoding tools☆17Jan 11, 2018Updated 8 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆19Mar 7, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- JESD204 Eye Scan Visualization Utility☆18Updated this week
- SPI flash MITM and emulation (QSPI is a WIP)☆20Jan 27, 2022Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆45Aug 29, 2019Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36May 5, 2021Updated 4 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Python scripts for KiCad☆11Mar 21, 2016Updated 10 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆18Dec 4, 2018Updated 7 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- readthedocs.org documentation for Inkplate boards☆10Aug 25, 2025Updated 7 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Turn GHC `-pj` profiling output into FlameGraph format.☆13Mar 2, 2018Updated 8 years ago
- Gameboy Color emulator library for C++17☆25Mar 19, 2024Updated 2 years ago
- Arduino AltSoftSerial with attachInterrupt for RX chars☆16Apr 17, 2018Updated 7 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Jul 7, 2016Updated 9 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆28Sep 2, 2025Updated 6 months ago
- Collection of exsample showing the usage of PySpice and how to move beyond the limts of SPICE with python☆28May 8, 2018Updated 7 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 12 years ago
- tools for reverse engineering Elgato Camlink devices☆54Apr 6, 2020Updated 5 years ago
- Visualize fine-grained timing data from ghc verbose logs☆13Jan 12, 2022Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago