XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.
☆18Jul 10, 2020Updated 5 years ago
Alternatives and similar repositories for xvcd-anita
Users that are interested in xvcd-anita are comparing it to the libraries listed below
Sorting:
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- "Talking PD" article code repository☆14Jun 23, 2023Updated 2 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Mar 16, 2023Updated 2 years ago
- Utility of SMI (Secondary Memory Interface) of Raspberry Pi☆12Apr 29, 2017Updated 8 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆17Dec 4, 2018Updated 7 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- JESD204 Eye Scan Visualization Utility☆18Feb 23, 2026Updated 2 weeks ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- TMDS encoding tools☆17Jan 11, 2018Updated 8 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Dec 25, 2022Updated 3 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- JTAG/SWD debugger + UART adapter based on the Black Magic Probe firmware☆23May 26, 2025Updated 9 months ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27May 17, 2022Updated 3 years ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆27Sep 2, 2025Updated 6 months ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- tools for reverse engineering Elgato Camlink devices☆54Apr 6, 2020Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- Gameboy Color emulator library for C++17☆25Mar 19, 2024Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Jul 5, 2023Updated 2 years ago
- C++ REPL for bare-metal embedded devices☆27Jan 31, 2023Updated 3 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆267Nov 13, 2025Updated 3 months ago
- An OpenSource Boundary Scan Test System (JTAG / IEEE1149.x)☆34May 5, 2025Updated 10 months ago
- Collection of exsample showing the usage of PySpice and how to move beyond the limts of SPICE with python☆28May 8, 2018Updated 7 years ago
- SDK sch&layout reference design and datasheet documention☆70Feb 1, 2024Updated 2 years ago
- YuzukiRulerPro based on Allwinner D1-H RISC-V Processor☆30Sep 22, 2022Updated 3 years ago