blackmesalabs / hyperram
Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
☆84Updated 6 years ago
Alternatives and similar repositories for hyperram:
Users that are interested in hyperram are comparing it to the libraries listed below
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 6 years ago
- Wishbone interconnect utilities☆38Updated last week
- Nitro USB FPGA core☆84Updated 11 months ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Portable HyperRAM controller☆53Updated 2 months ago
- Tools for FPGA development.☆44Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago
- USB DFU bootloader gateware / firmware for FPGAs☆62Updated 4 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆104Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- This repository contains small example designs that can be used with the open source icestorm flow.☆144Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Using VexRiscv without installing Scala☆37Updated 3 years ago
- ☆44Updated 2 years ago