splinedrive / KianV_rv32ia_uLinux_SoCLinks
☆21Updated last year
Alternatives and similar repositories for KianV_rv32ia_uLinux_SoC
Users that are interested in KianV_rv32ia_uLinux_SoC are comparing it to the libraries listed below
Sorting:
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆56Updated 2 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆110Updated last week
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- A Risc-V SoC for Tiny Tapeout☆46Updated 2 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 7 months ago
- ☆15Updated 8 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆87Updated 3 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- FLIX-V: FPGA, Linux and RISC-V☆42Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- A pipelined RISC-V processor☆63Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- Wishbone interconnect utilities☆44Updated last month
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆79Updated last week
- ☆72Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆35Updated 11 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Virtual Development Board☆64Updated 4 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆101Updated last month
- SAR ADC on tiny tapeout☆45Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆187Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- ☆60Updated 4 years ago
- Demo projects for various Kintex FPGA boards☆65Updated 8 months ago
- Documenting the Lattice ECP5 bit-stream format.☆58Updated 2 years ago
- CoreScore☆171Updated 2 months ago