splinedrive / KianV_rv32ia_uLinux_SoCLinks
☆20Updated last year
Alternatives and similar repositories for KianV_rv32ia_uLinux_SoC
Users that are interested in KianV_rv32ia_uLinux_SoC are comparing it to the libraries listed below
Sorting:
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated 2 weeks ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆64Updated this week
- FLIX-V: FPGA, Linux and RISC-V☆42Updated last year
- A Risc-V SoC for Tiny Tapeout☆30Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- Collection of projects for various FPGA development boards☆45Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- A pipelined RISC-V processor☆57Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- ☆15Updated 2 months ago
- ☆59Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆28Updated 5 months ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆51Updated last week
- Reusable Verilog 2005 components for FPGA designs☆45Updated 5 months ago
- SAR ADC on tiny tapeout☆42Updated 6 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆49Updated 3 months ago
- ☆70Updated 11 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆99Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Virtual Development Board☆60Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆31Updated 7 months ago