deanm1278 / FPGA_SWD
fpga co-processor for faster SWD programming
☆16Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA_SWD
- USB-JTAG Adapter Using CH552☆63Updated 2 years ago
- SDK sch&layout reference design and datasheet documention☆53Updated 9 months ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆28Updated 4 years ago
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- Gateware to communicate with the high speed parallel interface (HSPI) of the CH569 with a FPGA☆27Updated 2 years ago
- Opensource embedded controller firmware for sipeed boards.☆33Updated 5 years ago
- USB-Blaster instance on CH55x MCU.☆45Updated 5 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Updated 3 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆45Updated 2 months ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆42Updated 5 years ago
- AGM bitstream utilities and decoded files from Supra☆40Updated 7 months ago
- ☆25Updated 3 years ago
- WCH CH56x BSP for HydraUSB3 v1 hardware☆15Updated 8 months ago
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆61Updated last year
- ☆74Updated 5 years ago
- KiCad PCB project of Logic Analyzer☆29Updated 3 years ago
- USB serial device (CDC-ACM)☆36Updated 4 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆19Updated last year
- The program for USB-Blaster Chinese version on STM32 works with☆30Updated 7 years ago
- Altera "USB_Blaster" clone using Teensy 3.5 microcontroller☆18Updated 4 years ago
- AGRV2K裸奔测试工程☆19Updated 10 months ago
- a cheap CMSIS-DAP debugger by an WCH chip named CH549F☆45Updated 3 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆60Updated 2 years ago
- ICN6211 Configurator☆33Updated 4 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆40Updated last year
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆79Updated 3 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆89Updated 3 years ago
- USB2Sniffer: High Speed USB 2.0 capture (for LambdaConcept USB2Sniffer hardware)☆52Updated 4 years ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆21Updated 2 years ago