kiwih / pic16f-antasticLinks
A synthesizable picmicro-midrange clone for FPGAs
☆12Updated 5 years ago
Alternatives and similar repositories for pic16f-antastic
Users that are interested in pic16f-antastic are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- mystorm sram test☆28Updated 7 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- FPGA Odysseus with ULX3S☆66Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- ☆10Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- CRUVI Standard Specifications☆19Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆56Updated last year
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated last month
- UPduino☆27Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆61Updated 2 months ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago